From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> To: Johan Hovold <johan+linaro@kernel.org>, Vinod Koul <vkoul@kernel.org> Cc: Andy Gross <agross@kernel.org>, Bjorn Andersson <bjorn.andersson@linaro.org>, Kishon Vijay Abraham I <kishon@ti.com>, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 3/3] phy: qcom-qmp: clean up hex defines Date: Thu, 23 Jun 2022 14:50:15 +0300 [thread overview] Message-ID: <a6c53db8-8639-55b5-c86a-449dbc07e7d7@linaro.org> (raw) In-Reply-To: <20220609120338.4080-4-johan+linaro@kernel.org> On 09/06/2022 15:03, Johan Hovold wrote: > Use lower case hex consistently for define values. > > Signed-off-by: Johan Hovold <johan+linaro@kernel.org> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> > --- > drivers/phy/qualcomm/phy-qcom-qmp.h | 16 ++++++++-------- > 1 file changed, 8 insertions(+), 8 deletions(-) > > diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy-qcom-qmp.h > index 6d410826ae90..3a4f150dd499 100644 > --- a/drivers/phy/qualcomm/phy-qcom-qmp.h > +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h > @@ -30,7 +30,7 @@ > #define QSERDES_PLL_CP_CTRL_MODE0 0x080 > #define QSERDES_PLL_CP_CTRL_MODE1 0x084 > #define QSERDES_PLL_PLL_RCTRL_MODE0 0x088 > -#define QSERDES_PLL_PLL_RCTRL_MODE1 0x08C > +#define QSERDES_PLL_PLL_RCTRL_MODE1 0x08c > #define QSERDES_PLL_PLL_CCTRL_MODE0 0x090 > #define QSERDES_PLL_PLL_CCTRL_MODE1 0x094 > #define QSERDES_PLL_BIAS_EN_CTRL_BY_PSM 0x0a4 > @@ -44,7 +44,7 @@ > #define QSERDES_PLL_DIV_FRAC_START3_MODE0 0x0e0 > #define QSERDES_PLL_DIV_FRAC_START1_MODE1 0x0e4 > #define QSERDES_PLL_DIV_FRAC_START2_MODE1 0x0e8 > -#define QSERDES_PLL_DIV_FRAC_START3_MODE1 0x0eC > +#define QSERDES_PLL_DIV_FRAC_START3_MODE1 0x0ec > #define QSERDES_PLL_INTEGLOOP_GAIN0_MODE0 0x100 > #define QSERDES_PLL_INTEGLOOP_GAIN1_MODE0 0x104 > #define QSERDES_PLL_INTEGLOOP_GAIN0_MODE1 0x108 > @@ -270,11 +270,11 @@ > #define QPHY_RX_MIN_HIBERN8_TIME 0x140 > #define QPHY_RX_SIGDET_CTRL2 0x148 > #define QPHY_RX_PWM_GEAR_BAND 0x154 > -#define QPHY_PLL_LOCK_CHK_DLY_TIME_AUXCLK_LSB 0x1A8 > -#define QPHY_OSC_DTCT_ACTIONS 0x1AC > -#define QPHY_RX_SIGDET_LVL 0x1D8 > -#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB 0x1DC > -#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB 0x1E0 > +#define QPHY_PLL_LOCK_CHK_DLY_TIME_AUXCLK_LSB 0x1a8 > +#define QPHY_OSC_DTCT_ACTIONS 0x1ac > +#define QPHY_RX_SIGDET_LVL 0x1d8 > +#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB 0x1dc > +#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB 0x1e0 > > /* Only for QMP V3 & V4 PHY - DP COM registers */ > #define QPHY_V3_DP_COM_PHY_MODE_CTRL 0x00 > @@ -639,7 +639,7 @@ > #define QSERDES_V4_TX_TRAN_DRVR_EMP_EN 0xb8 > #define QSERDES_V4_TX_TX_INTERFACE_MODE 0xbc > #define QSERDES_V4_TX_PWM_GEAR_1_DIVIDER_BAND0_1 0xd8 > -#define QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND0_1 0xdC > +#define QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND0_1 0xdc > #define QSERDES_V4_TX_PWM_GEAR_3_DIVIDER_BAND0_1 0xe0 > #define QSERDES_V4_TX_PWM_GEAR_4_DIVIDER_BAND0_1 0xe4 > #define QSERDES_V4_TX_VMODE_CTRL1 0xe8 -- With best wishes Dmitry
WARNING: multiple messages have this Message-ID (diff)
From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> To: Johan Hovold <johan+linaro@kernel.org>, Vinod Koul <vkoul@kernel.org> Cc: Andy Gross <agross@kernel.org>, Bjorn Andersson <bjorn.andersson@linaro.org>, Kishon Vijay Abraham I <kishon@ti.com>, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 3/3] phy: qcom-qmp: clean up hex defines Date: Thu, 23 Jun 2022 14:50:15 +0300 [thread overview] Message-ID: <a6c53db8-8639-55b5-c86a-449dbc07e7d7@linaro.org> (raw) In-Reply-To: <20220609120338.4080-4-johan+linaro@kernel.org> On 09/06/2022 15:03, Johan Hovold wrote: > Use lower case hex consistently for define values. > > Signed-off-by: Johan Hovold <johan+linaro@kernel.org> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> > --- > drivers/phy/qualcomm/phy-qcom-qmp.h | 16 ++++++++-------- > 1 file changed, 8 insertions(+), 8 deletions(-) > > diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy-qcom-qmp.h > index 6d410826ae90..3a4f150dd499 100644 > --- a/drivers/phy/qualcomm/phy-qcom-qmp.h > +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h > @@ -30,7 +30,7 @@ > #define QSERDES_PLL_CP_CTRL_MODE0 0x080 > #define QSERDES_PLL_CP_CTRL_MODE1 0x084 > #define QSERDES_PLL_PLL_RCTRL_MODE0 0x088 > -#define QSERDES_PLL_PLL_RCTRL_MODE1 0x08C > +#define QSERDES_PLL_PLL_RCTRL_MODE1 0x08c > #define QSERDES_PLL_PLL_CCTRL_MODE0 0x090 > #define QSERDES_PLL_PLL_CCTRL_MODE1 0x094 > #define QSERDES_PLL_BIAS_EN_CTRL_BY_PSM 0x0a4 > @@ -44,7 +44,7 @@ > #define QSERDES_PLL_DIV_FRAC_START3_MODE0 0x0e0 > #define QSERDES_PLL_DIV_FRAC_START1_MODE1 0x0e4 > #define QSERDES_PLL_DIV_FRAC_START2_MODE1 0x0e8 > -#define QSERDES_PLL_DIV_FRAC_START3_MODE1 0x0eC > +#define QSERDES_PLL_DIV_FRAC_START3_MODE1 0x0ec > #define QSERDES_PLL_INTEGLOOP_GAIN0_MODE0 0x100 > #define QSERDES_PLL_INTEGLOOP_GAIN1_MODE0 0x104 > #define QSERDES_PLL_INTEGLOOP_GAIN0_MODE1 0x108 > @@ -270,11 +270,11 @@ > #define QPHY_RX_MIN_HIBERN8_TIME 0x140 > #define QPHY_RX_SIGDET_CTRL2 0x148 > #define QPHY_RX_PWM_GEAR_BAND 0x154 > -#define QPHY_PLL_LOCK_CHK_DLY_TIME_AUXCLK_LSB 0x1A8 > -#define QPHY_OSC_DTCT_ACTIONS 0x1AC > -#define QPHY_RX_SIGDET_LVL 0x1D8 > -#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB 0x1DC > -#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB 0x1E0 > +#define QPHY_PLL_LOCK_CHK_DLY_TIME_AUXCLK_LSB 0x1a8 > +#define QPHY_OSC_DTCT_ACTIONS 0x1ac > +#define QPHY_RX_SIGDET_LVL 0x1d8 > +#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB 0x1dc > +#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB 0x1e0 > > /* Only for QMP V3 & V4 PHY - DP COM registers */ > #define QPHY_V3_DP_COM_PHY_MODE_CTRL 0x00 > @@ -639,7 +639,7 @@ > #define QSERDES_V4_TX_TRAN_DRVR_EMP_EN 0xb8 > #define QSERDES_V4_TX_TX_INTERFACE_MODE 0xbc > #define QSERDES_V4_TX_PWM_GEAR_1_DIVIDER_BAND0_1 0xd8 > -#define QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND0_1 0xdC > +#define QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND0_1 0xdc > #define QSERDES_V4_TX_PWM_GEAR_3_DIVIDER_BAND0_1 0xe0 > #define QSERDES_V4_TX_PWM_GEAR_4_DIVIDER_BAND0_1 0xe4 > #define QSERDES_V4_TX_VMODE_CTRL1 0xe8 -- With best wishes Dmitry -- linux-phy mailing list linux-phy@lists.infradead.org https://lists.infradead.org/mailman/listinfo/linux-phy
next prev parent reply other threads:[~2022-06-23 11:50 UTC|newest] Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-06-09 12:03 [PATCH 0/3] phy: qcom-qmp: clean up defines Johan Hovold 2022-06-09 12:03 ` Johan Hovold 2022-06-09 12:03 ` [PATCH 1/3] phy: qcom-qmp: clean up v4 and v5 define order Johan Hovold 2022-06-09 12:03 ` Johan Hovold 2022-06-23 11:49 ` Dmitry Baryshkov 2022-06-23 11:49 ` Dmitry Baryshkov 2022-06-09 12:03 ` [PATCH 2/3] phy: qcom-qmp: clean up define alignment Johan Hovold 2022-06-09 12:03 ` Johan Hovold 2022-06-09 12:03 ` [PATCH 3/3] phy: qcom-qmp: clean up hex defines Johan Hovold 2022-06-09 12:03 ` Johan Hovold 2022-06-23 11:50 ` Dmitry Baryshkov [this message] 2022-06-23 11:50 ` Dmitry Baryshkov 2022-06-23 11:45 ` [PATCH 0/3] phy: qcom-qmp: clean up defines Johan Hovold 2022-06-23 11:45 ` Johan Hovold 2022-07-05 7:12 ` Vinod Koul 2022-07-05 7:12 ` Vinod Koul
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=a6c53db8-8639-55b5-c86a-449dbc07e7d7@linaro.org \ --to=dmitry.baryshkov@linaro.org \ --cc=agross@kernel.org \ --cc=bjorn.andersson@linaro.org \ --cc=johan+linaro@kernel.org \ --cc=kishon@ti.com \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-phy@lists.infradead.org \ --cc=vkoul@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.