From: "Christian König" <ckoenig.leichtzumerken@gmail.com>
To: Alex Deucher <alexander.deucher@amd.com>, amd-gfx@lists.freedesktop.org
Subject: Re: [PATCH 0/5] Add new SoC21 infrastructure
Date: Wed, 27 Apr 2022 07:54:54 +0200 [thread overview]
Message-ID: <bc1a0ce5-e505-4eb8-536b-5b4fb0bf4db7@gmail.com> (raw)
In-Reply-To: <20220426185255.3039590-1-alexander.deucher@amd.com>
Am 26.04.22 um 20:52 schrieb Alex Deucher:
> This adds GPU SoC infrastructure for asics which
> use the soc21 design. The first two patches are
> register headers which are too big for the mailing
> list so I have omitted them.
We really have to find a way to better compress those.
Anyway series is Acked-by: Christian König <christian.koenig@amd.com>
>
> Hawking Zhang (3):
> drm/amdgpu: add mp v13_0_0 ip headers v7
> drm/amdgpu: add gc v11_0_0 ip headers v11
> drm/amdgpu: add nbio callback to query rom offset
>
> Likun Gao (1):
> drm/amdgpu: add new write field for soc21
>
> Stanley.Yang (1):
> drm/amdgpu: add soc21 common ip block v2
>
> drivers/gpu/drm/amd/amdgpu/Makefile | 2 +-
> drivers/gpu/drm/amd/amdgpu/amdgpu_bios.c | 13 +-
> drivers/gpu/drm/amd/amdgpu/amdgpu_nbio.h | 1 +
> drivers/gpu/drm/amd/amdgpu/soc15_common.h | 8 +
> drivers/gpu/drm/amd/amdgpu/soc21.c | 620 +
> drivers/gpu/drm/amd/amdgpu/soc21.h | 30 +
> .../include/asic_reg/gc/gc_11_0_0_default.h | 6114 +++
> .../include/asic_reg/gc/gc_11_0_0_offset.h | 11670 +++++
> .../include/asic_reg/gc/gc_11_0_0_sh_mask.h | 41635 ++++++++++++++++
> .../include/asic_reg/mp/mp_13_0_0_offset.h | 461 +
> .../include/asic_reg/mp/mp_13_0_0_sh_mask.h | 682 +
> 11 files changed, 61233 insertions(+), 3 deletions(-)
> create mode 100644 drivers/gpu/drm/amd/amdgpu/soc21.c
> create mode 100644 drivers/gpu/drm/amd/amdgpu/soc21.h
> create mode 100644 drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h
> create mode 100644 drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h
> create mode 100644 drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h
> create mode 100644 drivers/gpu/drm/amd/include/asic_reg/mp/mp_13_0_0_offset.h
> create mode 100644 drivers/gpu/drm/amd/include/asic_reg/mp/mp_13_0_0_sh_mask.h
>
prev parent reply other threads:[~2022-04-27 5:55 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-26 18:52 [PATCH 0/5] Add new SoC21 infrastructure Alex Deucher
2022-04-26 18:52 ` [PATCH 3/5] drm/amdgpu: add nbio callback to query rom offset Alex Deucher
2022-04-26 18:52 ` [PATCH 4/5] drm/amdgpu: add new write field for soc21 Alex Deucher
2022-04-26 18:52 ` [PATCH 5/5] drm/amdgpu: add soc21 common ip block v2 Alex Deucher
2022-04-27 5:54 ` Christian König [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=bc1a0ce5-e505-4eb8-536b-5b4fb0bf4db7@gmail.com \
--to=ckoenig.leichtzumerken@gmail.com \
--cc=alexander.deucher@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.