* [PATCH v3 0/3] x86/mm: INVPCID support @ 2016-01-29 19:42 ` Andy Lutomirski 0 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-01-29 19:42 UTC (permalink / raw) To: x86, linux-kernel Cc: Borislav Petkov, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin, Andy Lutomirski Boris, I think you already have these prerequisites queued up: http://lkml.kernel.org/g/1452516679-32040-2-git-send-email-aryabinin@virtuozzo.com http://lkml.kernel.org/g/1452516679-32040-3-git-send-email-aryabinin@virtuozzo.com This is a straightforward speedup on Ivy Bridge and newer, IIRC. (I tested on Skylake. INVPCID is not available on Sandy Bridge. I don't have Ivy Bridge, Haswell or Broadwell to test on, so I could be wrong as to when the feature was introduced.) I think we should consider these patches separately from the rest of the PCID stuff -- they barely interact, and this part is much simpler and is useful on its own. Changes from v2: - Add macros for the INVPCID mode numbers. - Add a changelog message for the chicken bit. v1 was exactly identical to patches 2-4 of the PCID RFC series. Andy Lutomirski (3): x86/mm: Add INVPCID helpers x86/mm: Add a noinvpcid option to turn off INVPCID x86/mm: If INVPCID is available, use it to flush global mappings Documentation/kernel-parameters.txt | 2 ++ arch/x86/include/asm/tlbflush.h | 57 +++++++++++++++++++++++++++++++++++++ arch/x86/kernel/cpu/common.c | 16 +++++++++++ 3 files changed, 75 insertions(+) -- 2.5.0 ^ permalink raw reply [flat|nested] 16+ messages in thread
* [PATCH v3 0/3] x86/mm: INVPCID support @ 2016-01-29 19:42 ` Andy Lutomirski 0 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-01-29 19:42 UTC (permalink / raw) To: x86, linux-kernel Cc: Borislav Petkov, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin, Andy Lutomirski Boris, I think you already have these prerequisites queued up: http://lkml.kernel.org/g/1452516679-32040-2-git-send-email-aryabinin@virtuozzo.com http://lkml.kernel.org/g/1452516679-32040-3-git-send-email-aryabinin@virtuozzo.com This is a straightforward speedup on Ivy Bridge and newer, IIRC. (I tested on Skylake. INVPCID is not available on Sandy Bridge. I don't have Ivy Bridge, Haswell or Broadwell to test on, so I could be wrong as to when the feature was introduced.) I think we should consider these patches separately from the rest of the PCID stuff -- they barely interact, and this part is much simpler and is useful on its own. Changes from v2: - Add macros for the INVPCID mode numbers. - Add a changelog message for the chicken bit. v1 was exactly identical to patches 2-4 of the PCID RFC series. Andy Lutomirski (3): x86/mm: Add INVPCID helpers x86/mm: Add a noinvpcid option to turn off INVPCID x86/mm: If INVPCID is available, use it to flush global mappings Documentation/kernel-parameters.txt | 2 ++ arch/x86/include/asm/tlbflush.h | 57 +++++++++++++++++++++++++++++++++++++ arch/x86/kernel/cpu/common.c | 16 +++++++++++ 3 files changed, 75 insertions(+) -- 2.5.0 -- To unsubscribe, send a message with 'unsubscribe linux-mm' in the body to majordomo@kvack.org. For more info on Linux MM, see: http://www.linux-mm.org/ . Don't email: <a href=mailto:"dont@kvack.org"> email@kvack.org </a> ^ permalink raw reply [flat|nested] 16+ messages in thread
* [PATCH v3 1/3] x86/mm: Add INVPCID helpers 2016-01-29 19:42 ` Andy Lutomirski @ 2016-01-29 19:42 ` Andy Lutomirski -1 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-01-29 19:42 UTC (permalink / raw) To: x86, linux-kernel Cc: Borislav Petkov, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin, Andy Lutomirski This adds helpers for each of the four currently-specified INVPCID modes. Signed-off-by: Andy Lutomirski <luto@kernel.org> --- arch/x86/include/asm/tlbflush.h | 48 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 48 insertions(+) diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h index 6df2029405a3..8b576832777e 100644 --- a/arch/x86/include/asm/tlbflush.h +++ b/arch/x86/include/asm/tlbflush.h @@ -7,6 +7,54 @@ #include <asm/processor.h> #include <asm/special_insns.h> +static inline void __invpcid(unsigned long pcid, unsigned long addr, + unsigned long type) +{ + u64 desc[2] = { pcid, addr }; + + /* + * The memory clobber is because the whole point is to invalidate + * stale TLB entries and, especially if we're flushing global + * mappings, we don't want the compiler to reorder any subsequent + * memory accesses before the TLB flush. + * + * The hex opcode is invpcid (%ecx), %eax in 32-bit mode and + * invpcid (%rcx), %rax in long mode. + */ + asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" + : : "m" (desc), "a" (type), "c" (desc) : "memory"); +} + +#define INVPCID_TYPE_INDIV_ADDR 0 +#define INVPCID_TYPE_SINGLE_CTXT 1 +#define INVPCID_TYPE_ALL_INCL_GLOBAL 2 +#define INVPCID_TYPE_ALL_NON_GLOBAL 3 + +/* Flush all mappings for a given pcid and addr, not including globals. */ +static inline void invpcid_flush_one(unsigned long pcid, + unsigned long addr) +{ + __invpcid(pcid, addr, INVPCID_TYPE_INDIV_ADDR); +} + +/* Flush all mappings for a given PCID, not including globals. */ +static inline void invpcid_flush_single_context(unsigned long pcid) +{ + __invpcid(pcid, 0, INVPCID_TYPE_SINGLE_CTXT); +} + +/* Flush all mappings, including globals, for all PCIDs. */ +static inline void invpcid_flush_all(void) +{ + __invpcid(0, 0, INVPCID_TYPE_ALL_INCL_GLOBAL); +} + +/* Flush all mappings for all PCIDs except globals. */ +static inline void invpcid_flush_all_nonglobals(void) +{ + __invpcid(0, 0, INVPCID_TYPE_ALL_NON_GLOBAL); +} + #ifdef CONFIG_PARAVIRT #include <asm/paravirt.h> #else -- 2.5.0 ^ permalink raw reply related [flat|nested] 16+ messages in thread
* [PATCH v3 1/3] x86/mm: Add INVPCID helpers @ 2016-01-29 19:42 ` Andy Lutomirski 0 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-01-29 19:42 UTC (permalink / raw) To: x86, linux-kernel Cc: Borislav Petkov, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin, Andy Lutomirski This adds helpers for each of the four currently-specified INVPCID modes. Signed-off-by: Andy Lutomirski <luto@kernel.org> --- arch/x86/include/asm/tlbflush.h | 48 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 48 insertions(+) diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h index 6df2029405a3..8b576832777e 100644 --- a/arch/x86/include/asm/tlbflush.h +++ b/arch/x86/include/asm/tlbflush.h @@ -7,6 +7,54 @@ #include <asm/processor.h> #include <asm/special_insns.h> +static inline void __invpcid(unsigned long pcid, unsigned long addr, + unsigned long type) +{ + u64 desc[2] = { pcid, addr }; + + /* + * The memory clobber is because the whole point is to invalidate + * stale TLB entries and, especially if we're flushing global + * mappings, we don't want the compiler to reorder any subsequent + * memory accesses before the TLB flush. + * + * The hex opcode is invpcid (%ecx), %eax in 32-bit mode and + * invpcid (%rcx), %rax in long mode. + */ + asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" + : : "m" (desc), "a" (type), "c" (desc) : "memory"); +} + +#define INVPCID_TYPE_INDIV_ADDR 0 +#define INVPCID_TYPE_SINGLE_CTXT 1 +#define INVPCID_TYPE_ALL_INCL_GLOBAL 2 +#define INVPCID_TYPE_ALL_NON_GLOBAL 3 + +/* Flush all mappings for a given pcid and addr, not including globals. */ +static inline void invpcid_flush_one(unsigned long pcid, + unsigned long addr) +{ + __invpcid(pcid, addr, INVPCID_TYPE_INDIV_ADDR); +} + +/* Flush all mappings for a given PCID, not including globals. */ +static inline void invpcid_flush_single_context(unsigned long pcid) +{ + __invpcid(pcid, 0, INVPCID_TYPE_SINGLE_CTXT); +} + +/* Flush all mappings, including globals, for all PCIDs. */ +static inline void invpcid_flush_all(void) +{ + __invpcid(0, 0, INVPCID_TYPE_ALL_INCL_GLOBAL); +} + +/* Flush all mappings for all PCIDs except globals. */ +static inline void invpcid_flush_all_nonglobals(void) +{ + __invpcid(0, 0, INVPCID_TYPE_ALL_NON_GLOBAL); +} + #ifdef CONFIG_PARAVIRT #include <asm/paravirt.h> #else -- 2.5.0 -- To unsubscribe, send a message with 'unsubscribe linux-mm' in the body to majordomo@kvack.org. For more info on Linux MM, see: http://www.linux-mm.org/ . Don't email: <a href=mailto:"dont@kvack.org"> email@kvack.org </a> ^ permalink raw reply related [flat|nested] 16+ messages in thread
* [tip:x86/mm] x86/mm: Add INVPCID helpers 2016-01-29 19:42 ` Andy Lutomirski (?) @ 2016-02-09 16:07 ` tip-bot for Andy Lutomirski 2016-02-10 12:08 ` Borislav Petkov -1 siblings, 1 reply; 16+ messages in thread From: tip-bot for Andy Lutomirski @ 2016-02-09 16:07 UTC (permalink / raw) To: linux-tip-commits Cc: toshi.kani, luto, aryabinin, hpa, linux-kernel, torvalds, luto, bp, peterz, dvlasenk, dave.hansen, akpm, brgerst, mcgrof, oleg, mingo, tglx, bp Commit-ID: 060a402a1ddb551455ee410de2eadd3349f2801b Gitweb: http://git.kernel.org/tip/060a402a1ddb551455ee410de2eadd3349f2801b Author: Andy Lutomirski <luto@kernel.org> AuthorDate: Fri, 29 Jan 2016 11:42:57 -0800 Committer: Ingo Molnar <mingo@kernel.org> CommitDate: Tue, 9 Feb 2016 13:36:10 +0100 x86/mm: Add INVPCID helpers This adds helpers for each of the four currently-specified INVPCID modes. Signed-off-by: Andy Lutomirski <luto@kernel.org> Reviewed-by: Borislav Petkov <bp@suse.de> Cc: Andrew Morton <akpm@linux-foundation.org> Cc: Andrey Ryabinin <aryabinin@virtuozzo.com> Cc: Andy Lutomirski <luto@amacapital.net> Cc: Borislav Petkov <bp@alien8.de> Cc: Brian Gerst <brgerst@gmail.com> Cc: Dave Hansen <dave.hansen@linux.intel.com> Cc: Denys Vlasenko <dvlasenk@redhat.com> Cc: H. Peter Anvin <hpa@zytor.com> Cc: Linus Torvalds <torvalds@linux-foundation.org> Cc: Luis R. Rodriguez <mcgrof@suse.com> Cc: Oleg Nesterov <oleg@redhat.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Toshi Kani <toshi.kani@hp.com> Cc: linux-mm@kvack.org Link: http://lkml.kernel.org/r/8a62b23ad686888cee01da134c91409e22064db9.1454096309.git.luto@kernel.org Signed-off-by: Ingo Molnar <mingo@kernel.org> --- arch/x86/include/asm/tlbflush.h | 48 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 48 insertions(+) diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h index 6df2029..8b57683 100644 --- a/arch/x86/include/asm/tlbflush.h +++ b/arch/x86/include/asm/tlbflush.h @@ -7,6 +7,54 @@ #include <asm/processor.h> #include <asm/special_insns.h> +static inline void __invpcid(unsigned long pcid, unsigned long addr, + unsigned long type) +{ + u64 desc[2] = { pcid, addr }; + + /* + * The memory clobber is because the whole point is to invalidate + * stale TLB entries and, especially if we're flushing global + * mappings, we don't want the compiler to reorder any subsequent + * memory accesses before the TLB flush. + * + * The hex opcode is invpcid (%ecx), %eax in 32-bit mode and + * invpcid (%rcx), %rax in long mode. + */ + asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" + : : "m" (desc), "a" (type), "c" (desc) : "memory"); +} + +#define INVPCID_TYPE_INDIV_ADDR 0 +#define INVPCID_TYPE_SINGLE_CTXT 1 +#define INVPCID_TYPE_ALL_INCL_GLOBAL 2 +#define INVPCID_TYPE_ALL_NON_GLOBAL 3 + +/* Flush all mappings for a given pcid and addr, not including globals. */ +static inline void invpcid_flush_one(unsigned long pcid, + unsigned long addr) +{ + __invpcid(pcid, addr, INVPCID_TYPE_INDIV_ADDR); +} + +/* Flush all mappings for a given PCID, not including globals. */ +static inline void invpcid_flush_single_context(unsigned long pcid) +{ + __invpcid(pcid, 0, INVPCID_TYPE_SINGLE_CTXT); +} + +/* Flush all mappings, including globals, for all PCIDs. */ +static inline void invpcid_flush_all(void) +{ + __invpcid(0, 0, INVPCID_TYPE_ALL_INCL_GLOBAL); +} + +/* Flush all mappings for all PCIDs except globals. */ +static inline void invpcid_flush_all_nonglobals(void) +{ + __invpcid(0, 0, INVPCID_TYPE_ALL_NON_GLOBAL); +} + #ifdef CONFIG_PARAVIRT #include <asm/paravirt.h> #else ^ permalink raw reply related [flat|nested] 16+ messages in thread
* Re: [tip:x86/mm] x86/mm: Add INVPCID helpers 2016-02-09 16:07 ` [tip:x86/mm] " tip-bot for Andy Lutomirski @ 2016-02-10 12:08 ` Borislav Petkov 2016-02-10 13:48 ` Michael Matz 0 siblings, 1 reply; 16+ messages in thread From: Borislav Petkov @ 2016-02-10 12:08 UTC (permalink / raw) To: mingo, luto Cc: tglx, oleg, brgerst, mcgrof, dave.hansen, akpm, dvlasenk, peterz, torvalds, linux-kernel, toshi.kani, luto, aryabinin, hpa, Michael Matz, linux-tip-commits On Tue, Feb 09, 2016 at 08:07:31AM -0800, tip-bot for Andy Lutomirski wrote: > Commit-ID: 060a402a1ddb551455ee410de2eadd3349f2801b > Gitweb: http://git.kernel.org/tip/060a402a1ddb551455ee410de2eadd3349f2801b > Author: Andy Lutomirski <luto@kernel.org> > AuthorDate: Fri, 29 Jan 2016 11:42:57 -0800 > Committer: Ingo Molnar <mingo@kernel.org> > CommitDate: Tue, 9 Feb 2016 13:36:10 +0100 > > x86/mm: Add INVPCID helpers > > This adds helpers for each of the four currently-specified INVPCID > modes. ... > +static inline void __invpcid(unsigned long pcid, unsigned long addr, > + unsigned long type) > +{ > + u64 desc[2] = { pcid, addr }; > + > + /* > + * The memory clobber is because the whole point is to invalidate > + * stale TLB entries and, especially if we're flushing global > + * mappings, we don't want the compiler to reorder any subsequent > + * memory accesses before the TLB flush. > + * > + * The hex opcode is invpcid (%ecx), %eax in 32-bit mode and > + * invpcid (%rcx), %rax in long mode. > + */ > + asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" > + : : "m" (desc), "a" (type), "c" (desc) : "memory"); --- From: Borislav Petkov <bp@suse.de> Date: Wed, 10 Feb 2016 12:53:48 +0100 Subject: [PATCH] x86/mm: Fix INVPCID asm constraint MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit So we want to specify the dependency on both @pcid and @addr so that the compiler doesn't reorder accesses to them *before* the TLB flush. But for that to work, we need to express this properly in the inline asm and deref the whole desc array, not the pointer to it. See clwb() for an example. This fixes the build error on 32-bit: arch/x86/include/asm/tlbflush.h: In function ‘__invpcid’: arch/x86/include/asm/tlbflush.h:26:18: error: memory input 0 is not directly addressable which gcc4.7 caught but 5.x didn't. Which is strange. :-\ Signed-off-by: Borislav Petkov <bp@suse.de> Cc: Andrew Morton <akpm@linux-foundation.org> Cc: Andrey Ryabinin <aryabinin@virtuozzo.com> Cc: Andy Lutomirski <luto@amacapital.net> Cc: Borislav Petkov <bp@alien8.de> Cc: Brian Gerst <brgerst@gmail.com> Cc: Dave Hansen <dave.hansen@linux.intel.com> Cc: Denys Vlasenko <dvlasenk@redhat.com> Cc: H. Peter Anvin <hpa@zytor.com> Cc: Ingo Molnar <mingo@kernel.org> Cc: Linus Torvalds <torvalds@linux-foundation.org> Cc: Luis R. Rodriguez <mcgrof@suse.com> Cc: Michael Matz <matz@suse.de> Cc: Oleg Nesterov <oleg@redhat.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Toshi Kani <toshi.kani@hp.com> Cc: linux-mm@kvack.org --- arch/x86/include/asm/tlbflush.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h index 6f9e27aa2aaf..c820b2a9e026 100644 --- a/arch/x86/include/asm/tlbflush.h +++ b/arch/x86/include/asm/tlbflush.h @@ -23,7 +23,7 @@ static inline void __invpcid(unsigned long pcid, unsigned long addr, * invpcid (%rcx), %rax in long mode. */ asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" - : : "m" (desc), "a" (type), "c" (desc) : "memory"); + : : "m" (*desc), "a" (type), "c" (desc) : "memory"); } #define INVPCID_TYPE_INDIV_ADDR 0 -- 2.3.5 -- Regards/Gruss, Boris. ECO tip #101: Trim your mails when you reply. ^ permalink raw reply related [flat|nested] 16+ messages in thread
* Re: [tip:x86/mm] x86/mm: Add INVPCID helpers 2016-02-10 12:08 ` Borislav Petkov @ 2016-02-10 13:48 ` Michael Matz 2016-02-10 14:51 ` [PATCH -v1.1] x86/mm: Fix INVPCID asm constraint Borislav Petkov 0 siblings, 1 reply; 16+ messages in thread From: Michael Matz @ 2016-02-10 13:48 UTC (permalink / raw) To: Borislav Petkov Cc: mingo, luto, tglx, oleg, brgerst, mcgrof, dave.hansen, akpm, dvlasenk, peterz, torvalds, linux-kernel, toshi.kani, luto, aryabinin, hpa, linux-tip-commits Hi, On Wed, 10 Feb 2016, Borislav Petkov wrote: > --- a/arch/x86/include/asm/tlbflush.h > +++ b/arch/x86/include/asm/tlbflush.h > @@ -23,7 +23,7 @@ static inline void __invpcid(unsigned long pcid, unsigned long addr, > * invpcid (%rcx), %rax in long mode. > */ > asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" > - : : "m" (desc), "a" (type), "c" (desc) : "memory"); > + : : "m" (*desc), "a" (type), "c" (desc) : "memory"); That still doesn't do what you want. Arrays in C are funny. *desc is exactly equivalent to desc[0], _not_ to the whole array, indeed there's no C syntax to name an lvalue of array type in normal expressions. You need to jump through hoops for this: "m" (*(struct {unsigned long x[2];} *)desc) It'd probably be easier to simply declare the descriptor as a struct, rather than an array, then the original syntax would have been mostly correct: struct {u64 d[2];} desc = { pcid, addr }; asm ... "m" (desc), "c" (&desc) Ciao, Michael. ^ permalink raw reply [flat|nested] 16+ messages in thread
* [PATCH -v1.1] x86/mm: Fix INVPCID asm constraint 2016-02-10 13:48 ` Michael Matz @ 2016-02-10 14:51 ` Borislav Petkov 2016-02-11 2:48 ` Andy Lutomirski 0 siblings, 1 reply; 16+ messages in thread From: Borislav Petkov @ 2016-02-10 14:51 UTC (permalink / raw) To: Michael Matz, luto Cc: mingo, tglx, oleg, brgerst, mcgrof, dave.hansen, akpm, dvlasenk, peterz, torvalds, linux-kernel, toshi.kani, luto, aryabinin, hpa, linux-tip-commits On Wed, Feb 10, 2016 at 02:48:02PM +0100, Michael Matz wrote: > Hi, > > On Wed, 10 Feb 2016, Borislav Petkov wrote: > > > --- a/arch/x86/include/asm/tlbflush.h > > +++ b/arch/x86/include/asm/tlbflush.h > > @@ -23,7 +23,7 @@ static inline void __invpcid(unsigned long pcid, unsigned long addr, > > * invpcid (%rcx), %rax in long mode. > > */ > > asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" > > - : : "m" (desc), "a" (type), "c" (desc) : "memory"); > > + : : "m" (*desc), "a" (type), "c" (desc) : "memory"); > > That still doesn't do what you want. Arrays in C are funny. *desc is > exactly equivalent to desc[0], _not_ to the whole array, Doh! > indeed there's no C syntax to name an lvalue of array type in normal > expressions. You need to jump through hoops for this: > > "m" (*(struct {unsigned long x[2];} *)desc) Aha! That's why we wrapped the array in clwb() in a struct too, btw: static inline void clwb(volatile void *__p) { volatile struct { char x[64]; } *p = __p; ... > It'd probably be easier to simply declare the descriptor as a struct, > rather than an array, then the original syntax would have been mostly > correct: > > struct {u64 d[2];} desc = { pcid, addr }; > asm ... "m" (desc), "c" (&desc) Sounds better. Done. How does that below look like? Thanks Micha! --- From: Borislav Petkov <bp@suse.de> Date: Wed, 10 Feb 2016 12:53:48 +0100 Subject: [PATCH -v1.1] x86/mm: Fix INVPCID asm constraint MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit So we want to specify the dependency on both @pcid and @addr so that the compiler doesn't reorder accesses to them *before* the TLB flush. But for that to work, we need to express this properly in the inline asm and deref the whole desc array, not the pointer to it. See clwb() for an example. This fixes the build error on 32-bit: arch/x86/include/asm/tlbflush.h: In function ‘__invpcid’: arch/x86/include/asm/tlbflush.h:26:18: error: memory input 0 is not directly addressable which gcc4.7 caught but 5.x didn't. Which is strange. :-\ Signed-off-by: Borislav Petkov <bp@suse.de> Cc: Andrew Morton <akpm@linux-foundation.org> Cc: Andrey Ryabinin <aryabinin@virtuozzo.com> Cc: Andy Lutomirski <luto@amacapital.net> Cc: Borislav Petkov <bp@alien8.de> Cc: Brian Gerst <brgerst@gmail.com> Cc: Dave Hansen <dave.hansen@linux.intel.com> Cc: Denys Vlasenko <dvlasenk@redhat.com> Cc: H. Peter Anvin <hpa@zytor.com> Cc: Ingo Molnar <mingo@kernel.org> Cc: Linus Torvalds <torvalds@linux-foundation.org> Cc: Luis R. Rodriguez <mcgrof@suse.com> Cc: Michael Matz <matz@suse.de> Cc: Oleg Nesterov <oleg@redhat.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Toshi Kani <toshi.kani@hp.com> Cc: linux-mm@kvack.org --- arch/x86/include/asm/tlbflush.h | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h index 6f9e27aa2aaf..c24b4224d439 100644 --- a/arch/x86/include/asm/tlbflush.h +++ b/arch/x86/include/asm/tlbflush.h @@ -11,7 +11,7 @@ static inline void __invpcid(unsigned long pcid, unsigned long addr, unsigned long type) { - u64 desc[2] = { pcid, addr }; + struct { u64 d[2]; } desc = { { pcid, addr } }; /* * The memory clobber is because the whole point is to invalidate @@ -23,7 +23,7 @@ static inline void __invpcid(unsigned long pcid, unsigned long addr, * invpcid (%rcx), %rax in long mode. */ asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" - : : "m" (desc), "a" (type), "c" (desc) : "memory"); + : : "m" (desc), "a" (type), "c" (&desc) : "memory"); } #define INVPCID_TYPE_INDIV_ADDR 0 -- 2.3.5 -- Regards/Gruss, Boris. ECO tip #101: Trim your mails when you reply. ^ permalink raw reply related [flat|nested] 16+ messages in thread
* Re: [PATCH -v1.1] x86/mm: Fix INVPCID asm constraint 2016-02-10 14:51 ` [PATCH -v1.1] x86/mm: Fix INVPCID asm constraint Borislav Petkov @ 2016-02-11 2:48 ` Andy Lutomirski 0 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-02-11 2:48 UTC (permalink / raw) To: Borislav Petkov Cc: Michael Matz, Ingo Molnar, Thomas Gleixner, Oleg Nesterov, Brian Gerst, Luis Rodriguez, Dave Hansen, Andrew Morton, Denys Vlasenko, Peter Zijlstra, Linus Torvalds, linux-kernel, Toshi Kani, Andrew Lutomirski, Andrey Ryabinin, H. Peter Anvin, linux-tip-commits On Wed, Feb 10, 2016 at 6:51 AM, Borislav Petkov <bp@alien8.de> wrote: > On Wed, Feb 10, 2016 at 02:48:02PM +0100, Michael Matz wrote: >> Hi, >> >> On Wed, 10 Feb 2016, Borislav Petkov wrote: >> >> > --- a/arch/x86/include/asm/tlbflush.h >> > +++ b/arch/x86/include/asm/tlbflush.h >> > @@ -23,7 +23,7 @@ static inline void __invpcid(unsigned long pcid, unsigned long addr, >> > * invpcid (%rcx), %rax in long mode. >> > */ >> > asm volatile (".byte 0x66, 0x0f, 0x38, 0x82, 0x01" >> > - : : "m" (desc), "a" (type), "c" (desc) : "memory"); >> > + : : "m" (*desc), "a" (type), "c" (desc) : "memory"); >> >> That still doesn't do what you want. Arrays in C are funny. *desc is >> exactly equivalent to desc[0], _not_ to the whole array, > > Doh! > >> indeed there's no C syntax to name an lvalue of array type in normal >> expressions. You need to jump through hoops for this: >> >> "m" (*(struct {unsigned long x[2];} *)desc) > > Aha! That's why we wrapped the array in clwb() in a struct too, btw: > > static inline void clwb(volatile void *__p) > { > volatile struct { char x[64]; } *p = __p; > ... > >> It'd probably be easier to simply declare the descriptor as a struct, >> rather than an array, then the original syntax would have been mostly >> correct: >> >> struct {u64 d[2];} desc = { pcid, addr }; >> asm ... "m" (desc), "c" (&desc) > > Sounds better. Done. How does that below look like? > > Thanks Micha! > > --- > From: Borislav Petkov <bp@suse.de> > Date: Wed, 10 Feb 2016 12:53:48 +0100 > Subject: [PATCH -v1.1] x86/mm: Fix INVPCID asm constraint > MIME-Version: 1.0 > Content-Type: text/plain; charset=UTF-8 > Content-Transfer-Encoding: 8bit > > So we want to specify the dependency on both @pcid and @addr so that the > compiler doesn't reorder accesses to them *before* the TLB flush. But > for that to work, we need to express this properly in the inline asm and > deref the whole desc array, not the pointer to it. See clwb() for an > example. > > This fixes the build error on 32-bit: > > arch/x86/include/asm/tlbflush.h: In function ‘__invpcid’: > arch/x86/include/asm/tlbflush.h:26:18: error: memory input 0 is not directly addressable > Acked-by: Andy Lutomirski <luto@kernel.org> ^ permalink raw reply [flat|nested] 16+ messages in thread
* [PATCH v3 2/3] x86/mm: Add a noinvpcid option to turn off INVPCID 2016-01-29 19:42 ` Andy Lutomirski @ 2016-01-29 19:42 ` Andy Lutomirski -1 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-01-29 19:42 UTC (permalink / raw) To: x86, linux-kernel Cc: Borislav Petkov, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin, Andy Lutomirski This adds a chicken bit to turn off INVPCID in case something goes wrong. It's an early_param because we do TLB flushes before we parse __setup parameters. Signed-off-by: Andy Lutomirski <luto@kernel.org> --- Documentation/kernel-parameters.txt | 2 ++ arch/x86/kernel/cpu/common.c | 16 ++++++++++++++++ 2 files changed, 18 insertions(+) diff --git a/Documentation/kernel-parameters.txt b/Documentation/kernel-parameters.txt index 742f69d18fc8..b34e55e00bae 100644 --- a/Documentation/kernel-parameters.txt +++ b/Documentation/kernel-parameters.txt @@ -2508,6 +2508,8 @@ bytes respectively. Such letter suffixes can also be entirely omitted. nointroute [IA-64] + noinvpcid [X86] Disable the INVPCID cpu feature. + nojitter [IA-64] Disables jitter checking for ITC timers. no-kvmclock [X86,KVM] Disable paravirtualized KVM clock driver diff --git a/arch/x86/kernel/cpu/common.c b/arch/x86/kernel/cpu/common.c index c2b7522cbf35..48196980c1c7 100644 --- a/arch/x86/kernel/cpu/common.c +++ b/arch/x86/kernel/cpu/common.c @@ -162,6 +162,22 @@ static int __init x86_mpx_setup(char *s) } __setup("nompx", x86_mpx_setup); +static int __init x86_noinvpcid_setup(char *s) +{ + /* noinvpcid doesn't accept parameters */ + if (s) + return -EINVAL; + + /* do not emit a message if the feature is not present */ + if (!boot_cpu_has(X86_FEATURE_INVPCID)) + return 0; + + setup_clear_cpu_cap(X86_FEATURE_INVPCID); + pr_info("noinvpcid: INVPCID feature disabled\n"); + return 0; +} +early_param("noinvpcid", x86_noinvpcid_setup); + #ifdef CONFIG_X86_32 static int cachesize_override = -1; static int disable_x86_serial_nr = 1; -- 2.5.0 ^ permalink raw reply related [flat|nested] 16+ messages in thread
* [PATCH v3 2/3] x86/mm: Add a noinvpcid option to turn off INVPCID @ 2016-01-29 19:42 ` Andy Lutomirski 0 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-01-29 19:42 UTC (permalink / raw) To: x86, linux-kernel Cc: Borislav Petkov, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin, Andy Lutomirski This adds a chicken bit to turn off INVPCID in case something goes wrong. It's an early_param because we do TLB flushes before we parse __setup parameters. Signed-off-by: Andy Lutomirski <luto@kernel.org> --- Documentation/kernel-parameters.txt | 2 ++ arch/x86/kernel/cpu/common.c | 16 ++++++++++++++++ 2 files changed, 18 insertions(+) diff --git a/Documentation/kernel-parameters.txt b/Documentation/kernel-parameters.txt index 742f69d18fc8..b34e55e00bae 100644 --- a/Documentation/kernel-parameters.txt +++ b/Documentation/kernel-parameters.txt @@ -2508,6 +2508,8 @@ bytes respectively. Such letter suffixes can also be entirely omitted. nointroute [IA-64] + noinvpcid [X86] Disable the INVPCID cpu feature. + nojitter [IA-64] Disables jitter checking for ITC timers. no-kvmclock [X86,KVM] Disable paravirtualized KVM clock driver diff --git a/arch/x86/kernel/cpu/common.c b/arch/x86/kernel/cpu/common.c index c2b7522cbf35..48196980c1c7 100644 --- a/arch/x86/kernel/cpu/common.c +++ b/arch/x86/kernel/cpu/common.c @@ -162,6 +162,22 @@ static int __init x86_mpx_setup(char *s) } __setup("nompx", x86_mpx_setup); +static int __init x86_noinvpcid_setup(char *s) +{ + /* noinvpcid doesn't accept parameters */ + if (s) + return -EINVAL; + + /* do not emit a message if the feature is not present */ + if (!boot_cpu_has(X86_FEATURE_INVPCID)) + return 0; + + setup_clear_cpu_cap(X86_FEATURE_INVPCID); + pr_info("noinvpcid: INVPCID feature disabled\n"); + return 0; +} +early_param("noinvpcid", x86_noinvpcid_setup); + #ifdef CONFIG_X86_32 static int cachesize_override = -1; static int disable_x86_serial_nr = 1; -- 2.5.0 -- To unsubscribe, send a message with 'unsubscribe linux-mm' in the body to majordomo@kvack.org. For more info on Linux MM, see: http://www.linux-mm.org/ . Don't email: <a href=mailto:"dont@kvack.org"> email@kvack.org </a> ^ permalink raw reply related [flat|nested] 16+ messages in thread
* [tip:x86/mm] x86/mm: Add a 'noinvpcid' boot option to turn off INVPCID 2016-01-29 19:42 ` Andy Lutomirski (?) @ 2016-02-09 16:07 ` tip-bot for Andy Lutomirski -1 siblings, 0 replies; 16+ messages in thread From: tip-bot for Andy Lutomirski @ 2016-02-09 16:07 UTC (permalink / raw) To: linux-tip-commits Cc: dave.hansen, bp, luto, mingo, hpa, tglx, luto, aryabinin, dvlasenk, bp, peterz, torvalds, toshi.kani, mcgrof, oleg, brgerst, akpm, linux-kernel Commit-ID: d12a72b844a49d4162f24cefdab30bed3f86730e Gitweb: http://git.kernel.org/tip/d12a72b844a49d4162f24cefdab30bed3f86730e Author: Andy Lutomirski <luto@kernel.org> AuthorDate: Fri, 29 Jan 2016 11:42:58 -0800 Committer: Ingo Molnar <mingo@kernel.org> CommitDate: Tue, 9 Feb 2016 13:36:10 +0100 x86/mm: Add a 'noinvpcid' boot option to turn off INVPCID This adds a chicken bit to turn off INVPCID in case something goes wrong. It's an early_param() because we do TLB flushes before we parse __setup() parameters. Signed-off-by: Andy Lutomirski <luto@kernel.org> Reviewed-by: Borislav Petkov <bp@suse.de> Cc: Andrew Morton <akpm@linux-foundation.org> Cc: Andrey Ryabinin <aryabinin@virtuozzo.com> Cc: Andy Lutomirski <luto@amacapital.net> Cc: Borislav Petkov <bp@alien8.de> Cc: Brian Gerst <brgerst@gmail.com> Cc: Dave Hansen <dave.hansen@linux.intel.com> Cc: Denys Vlasenko <dvlasenk@redhat.com> Cc: H. Peter Anvin <hpa@zytor.com> Cc: Linus Torvalds <torvalds@linux-foundation.org> Cc: Luis R. Rodriguez <mcgrof@suse.com> Cc: Oleg Nesterov <oleg@redhat.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Toshi Kani <toshi.kani@hp.com> Cc: linux-mm@kvack.org Link: http://lkml.kernel.org/r/f586317ed1bc2b87aee652267e515b90051af385.1454096309.git.luto@kernel.org Signed-off-by: Ingo Molnar <mingo@kernel.org> --- Documentation/kernel-parameters.txt | 2 ++ arch/x86/kernel/cpu/common.c | 16 ++++++++++++++++ 2 files changed, 18 insertions(+) diff --git a/Documentation/kernel-parameters.txt b/Documentation/kernel-parameters.txt index 551ecf0..e4c4d2a 100644 --- a/Documentation/kernel-parameters.txt +++ b/Documentation/kernel-parameters.txt @@ -2566,6 +2566,8 @@ bytes respectively. Such letter suffixes can also be entirely omitted. nointroute [IA-64] + noinvpcid [X86] Disable the INVPCID cpu feature. + nojitter [IA-64] Disables jitter checking for ITC timers. no-kvmclock [X86,KVM] Disable paravirtualized KVM clock driver diff --git a/arch/x86/kernel/cpu/common.c b/arch/x86/kernel/cpu/common.c index 37830de..f4d0aa6 100644 --- a/arch/x86/kernel/cpu/common.c +++ b/arch/x86/kernel/cpu/common.c @@ -162,6 +162,22 @@ static int __init x86_mpx_setup(char *s) } __setup("nompx", x86_mpx_setup); +static int __init x86_noinvpcid_setup(char *s) +{ + /* noinvpcid doesn't accept parameters */ + if (s) + return -EINVAL; + + /* do not emit a message if the feature is not present */ + if (!boot_cpu_has(X86_FEATURE_INVPCID)) + return 0; + + setup_clear_cpu_cap(X86_FEATURE_INVPCID); + pr_info("noinvpcid: INVPCID feature disabled\n"); + return 0; +} +early_param("noinvpcid", x86_noinvpcid_setup); + #ifdef CONFIG_X86_32 static int cachesize_override = -1; static int disable_x86_serial_nr = 1; ^ permalink raw reply related [flat|nested] 16+ messages in thread
* [PATCH v3 3/3] x86/mm: If INVPCID is available, use it to flush global mappings 2016-01-29 19:42 ` Andy Lutomirski @ 2016-01-29 19:42 ` Andy Lutomirski -1 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-01-29 19:42 UTC (permalink / raw) To: x86, linux-kernel Cc: Borislav Petkov, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin, Andy Lutomirski On my Skylake laptop, INVPCID function 2 (flush absolutely everything) takes about 376ns, whereas saving flags, twiddling CR4.PGE to flush global mappings, and restoring flags takes about 539ns. Signed-off-by: Andy Lutomirski <luto@kernel.org> --- arch/x86/include/asm/tlbflush.h | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h index 8b576832777e..985f1162c505 100644 --- a/arch/x86/include/asm/tlbflush.h +++ b/arch/x86/include/asm/tlbflush.h @@ -152,6 +152,15 @@ static inline void __native_flush_tlb_global(void) { unsigned long flags; + if (static_cpu_has_safe(X86_FEATURE_INVPCID)) { + /* + * Using INVPCID is considerably faster than a pair of writes + * to CR4 sandwiched inside an IRQ flag save/restore. + */ + invpcid_flush_all(); + return; + } + /* * Read-modify-write to CR4 - protect it from preemption and * from interrupts. (Use the raw variant because this code can -- 2.5.0 ^ permalink raw reply related [flat|nested] 16+ messages in thread
* [PATCH v3 3/3] x86/mm: If INVPCID is available, use it to flush global mappings @ 2016-01-29 19:42 ` Andy Lutomirski 0 siblings, 0 replies; 16+ messages in thread From: Andy Lutomirski @ 2016-01-29 19:42 UTC (permalink / raw) To: x86, linux-kernel Cc: Borislav Petkov, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin, Andy Lutomirski On my Skylake laptop, INVPCID function 2 (flush absolutely everything) takes about 376ns, whereas saving flags, twiddling CR4.PGE to flush global mappings, and restoring flags takes about 539ns. Signed-off-by: Andy Lutomirski <luto@kernel.org> --- arch/x86/include/asm/tlbflush.h | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h index 8b576832777e..985f1162c505 100644 --- a/arch/x86/include/asm/tlbflush.h +++ b/arch/x86/include/asm/tlbflush.h @@ -152,6 +152,15 @@ static inline void __native_flush_tlb_global(void) { unsigned long flags; + if (static_cpu_has_safe(X86_FEATURE_INVPCID)) { + /* + * Using INVPCID is considerably faster than a pair of writes + * to CR4 sandwiched inside an IRQ flag save/restore. + */ + invpcid_flush_all(); + return; + } + /* * Read-modify-write to CR4 - protect it from preemption and * from interrupts. (Use the raw variant because this code can -- 2.5.0 -- To unsubscribe, send a message with 'unsubscribe linux-mm' in the body to majordomo@kvack.org. For more info on Linux MM, see: http://www.linux-mm.org/ . Don't email: <a href=mailto:"dont@kvack.org"> email@kvack.org </a> ^ permalink raw reply related [flat|nested] 16+ messages in thread
* [tip:x86/mm] x86/mm: If INVPCID is available, use it to flush global mappings 2016-01-29 19:42 ` Andy Lutomirski (?) @ 2016-02-09 16:08 ` tip-bot for Andy Lutomirski -1 siblings, 0 replies; 16+ messages in thread From: tip-bot for Andy Lutomirski @ 2016-02-09 16:08 UTC (permalink / raw) To: linux-tip-commits Cc: dvlasenk, mcgrof, oleg, aryabinin, luto, linux-kernel, hpa, tglx, dave.hansen, mingo, bp, peterz, toshi.kani, akpm, bp, torvalds, luto, brgerst Commit-ID: d8bced79af1db6734f66b42064cc773cada2ce99 Gitweb: http://git.kernel.org/tip/d8bced79af1db6734f66b42064cc773cada2ce99 Author: Andy Lutomirski <luto@kernel.org> AuthorDate: Fri, 29 Jan 2016 11:42:59 -0800 Committer: Ingo Molnar <mingo@kernel.org> CommitDate: Tue, 9 Feb 2016 13:36:11 +0100 x86/mm: If INVPCID is available, use it to flush global mappings On my Skylake laptop, INVPCID function 2 (flush absolutely everything) takes about 376ns, whereas saving flags, twiddling CR4.PGE to flush global mappings, and restoring flags takes about 539ns. Signed-off-by: Andy Lutomirski <luto@kernel.org> Reviewed-by: Borislav Petkov <bp@suse.de> Cc: Andrew Morton <akpm@linux-foundation.org> Cc: Andrey Ryabinin <aryabinin@virtuozzo.com> Cc: Andy Lutomirski <luto@amacapital.net> Cc: Borislav Petkov <bp@alien8.de> Cc: Brian Gerst <brgerst@gmail.com> Cc: Dave Hansen <dave.hansen@linux.intel.com> Cc: Denys Vlasenko <dvlasenk@redhat.com> Cc: H. Peter Anvin <hpa@zytor.com> Cc: Linus Torvalds <torvalds@linux-foundation.org> Cc: Luis R. Rodriguez <mcgrof@suse.com> Cc: Oleg Nesterov <oleg@redhat.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Toshi Kani <toshi.kani@hp.com> Cc: linux-mm@kvack.org Link: http://lkml.kernel.org/r/ed0ef62581c0ea9c99b9bf6df726015e96d44743.1454096309.git.luto@kernel.org Signed-off-by: Ingo Molnar <mingo@kernel.org> --- arch/x86/include/asm/tlbflush.h | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h index 8b57683..fc9a2fd 100644 --- a/arch/x86/include/asm/tlbflush.h +++ b/arch/x86/include/asm/tlbflush.h @@ -152,6 +152,15 @@ static inline void __native_flush_tlb_global(void) { unsigned long flags; + if (static_cpu_has(X86_FEATURE_INVPCID)) { + /* + * Using INVPCID is considerably faster than a pair of writes + * to CR4 sandwiched inside an IRQ flag save/restore. + */ + invpcid_flush_all(); + return; + } + /* * Read-modify-write to CR4 - protect it from preemption and * from interrupts. (Use the raw variant because this code can ^ permalink raw reply related [flat|nested] 16+ messages in thread
* Re: [PATCH v3 0/3] x86/mm: INVPCID support 2016-01-29 19:42 ` Andy Lutomirski ` (3 preceding siblings ...) (?) @ 2016-02-01 10:51 ` Borislav Petkov -1 siblings, 0 replies; 16+ messages in thread From: Borislav Petkov @ 2016-02-01 10:51 UTC (permalink / raw) To: Andy Lutomirski, Ingo Molnar Cc: x86, linux-kernel, Brian Gerst, Dave Hansen, Linus Torvalds, Oleg Nesterov, linux-mm, Andrey Ryabinin On Fri, Jan 29, 2016 at 11:42:56AM -0800, Andy Lutomirski wrote: > Boris, I think you already have these prerequisites queued up: > > http://lkml.kernel.org/g/1452516679-32040-2-git-send-email-aryabinin@virtuozzo.com > http://lkml.kernel.org/g/1452516679-32040-3-git-send-email-aryabinin@virtuozzo.com > > This is a straightforward speedup on Ivy Bridge and newer, IIRC. > (I tested on Skylake. INVPCID is not available on Sandy Bridge. > I don't have Ivy Bridge, Haswell or Broadwell to test on, so I > could be wrong as to when the feature was introduced.) > > I think we should consider these patches separately from the rest > of the PCID stuff -- they barely interact, and this part is much > simpler and is useful on its own. > > Changes from v2: > - Add macros for the INVPCID mode numbers. > - Add a changelog message for the chicken bit. > > v1 was exactly identical to patches 2-4 of the PCID RFC series. > Andy Lutomirski (3): > x86/mm: Add INVPCID helpers > x86/mm: Add a noinvpcid option to turn off INVPCID > x86/mm: If INVPCID is available, use it to flush global mappings > > Documentation/kernel-parameters.txt | 2 ++ > arch/x86/include/asm/tlbflush.h | 57 +++++++++++++++++++++++++++++++++++++ > arch/x86/kernel/cpu/common.c | 16 +++++++++++ > 3 files changed, 75 insertions(+) All 5 (3 INVPCID + 2 KASAN ones at the URLs above): Reviewed-by: Borislav Petkov <bp@suse.de> -- Regards/Gruss, Boris. ECO tip #101: Trim your mails when you reply. ^ permalink raw reply [flat|nested] 16+ messages in thread
end of thread, other threads:[~2016-02-11 2:49 UTC | newest] Thread overview: 16+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2016-01-29 19:42 [PATCH v3 0/3] x86/mm: INVPCID support Andy Lutomirski 2016-01-29 19:42 ` Andy Lutomirski 2016-01-29 19:42 ` [PATCH v3 1/3] x86/mm: Add INVPCID helpers Andy Lutomirski 2016-01-29 19:42 ` Andy Lutomirski 2016-02-09 16:07 ` [tip:x86/mm] " tip-bot for Andy Lutomirski 2016-02-10 12:08 ` Borislav Petkov 2016-02-10 13:48 ` Michael Matz 2016-02-10 14:51 ` [PATCH -v1.1] x86/mm: Fix INVPCID asm constraint Borislav Petkov 2016-02-11 2:48 ` Andy Lutomirski 2016-01-29 19:42 ` [PATCH v3 2/3] x86/mm: Add a noinvpcid option to turn off INVPCID Andy Lutomirski 2016-01-29 19:42 ` Andy Lutomirski 2016-02-09 16:07 ` [tip:x86/mm] x86/mm: Add a 'noinvpcid' boot " tip-bot for Andy Lutomirski 2016-01-29 19:42 ` [PATCH v3 3/3] x86/mm: If INVPCID is available, use it to flush global mappings Andy Lutomirski 2016-01-29 19:42 ` Andy Lutomirski 2016-02-09 16:08 ` [tip:x86/mm] " tip-bot for Andy Lutomirski 2016-02-01 10:51 ` [PATCH v3 0/3] x86/mm: INVPCID support Borislav Petkov
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.