* [PATCH] drm/amd/display: Fixed panic during seamless boot.
@ 2020-10-23 17:09 Aurabindo Pillai
2020-10-23 19:04 ` Lakha, Bhawanpreet
0 siblings, 1 reply; 3+ messages in thread
From: Aurabindo Pillai @ 2020-10-23 17:09 UTC (permalink / raw)
To: amd-gfx; +Cc: David Galiffi, Bhawanpreet.Lakha
From: David Galiffi <David.Galiffi@amd.com>
[why]
get_pixel_clk_frequency_100hz is undefined in clock_source_funcs.
[how]
set function pointer: ".get_pixel_clk_frequency_100hz = get_pixel_clk_frequency_100hz"
Signed-off-by: David Galiffi <David.Galiffi@amd.com>
---
drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
index 512b26b3e3fd..589c7fb71480 100644
--- a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
+++ b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
@@ -1149,7 +1149,8 @@ static uint32_t dcn3_get_pix_clk_dividers(
static const struct clock_source_funcs dcn3_clk_src_funcs = {
.cs_power_down = dce110_clock_source_power_down,
.program_pix_clk = dcn3_program_pix_clk,
- .get_pix_clk_dividers = dcn3_get_pix_clk_dividers
+ .get_pix_clk_dividers = dcn3_get_pix_clk_dividers,
+ .get_pixel_clk_frequency_100hz = get_pixel_clk_frequency_100hz
};
#endif
/*****************************************/
--
2.25.1
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH] drm/amd/display: Fixed panic during seamless boot.
2020-10-23 17:09 [PATCH] drm/amd/display: Fixed panic during seamless boot Aurabindo Pillai
@ 2020-10-23 19:04 ` Lakha, Bhawanpreet
2020-10-23 19:10 ` Aurabindo Pillai
0 siblings, 1 reply; 3+ messages in thread
From: Lakha, Bhawanpreet @ 2020-10-23 19:04 UTC (permalink / raw)
To: Pillai, Aurabindo, amd-gfx; +Cc: Galiffi, David
[-- Attachment #1.1: Type: text/plain, Size: 1649 bytes --]
[AMD Official Use Only - Internal Distribution Only]
Reviewed-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
________________________________
From: Aurabindo Pillai <aurabindo.pillai@amd.com>
Sent: October 23, 2020 1:09 PM
To: amd-gfx@lists.freedesktop.org <amd-gfx@lists.freedesktop.org>
Cc: Lakha, Bhawanpreet <Bhawanpreet.Lakha@amd.com>; Galiffi, David <David.Galiffi@amd.com>
Subject: [PATCH] drm/amd/display: Fixed panic during seamless boot.
From: David Galiffi <David.Galiffi@amd.com>
[why]
get_pixel_clk_frequency_100hz is undefined in clock_source_funcs.
[how]
set function pointer: ".get_pixel_clk_frequency_100hz = get_pixel_clk_frequency_100hz"
Signed-off-by: David Galiffi <David.Galiffi@amd.com>
---
drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
index 512b26b3e3fd..589c7fb71480 100644
--- a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
+++ b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
@@ -1149,7 +1149,8 @@ static uint32_t dcn3_get_pix_clk_dividers(
static const struct clock_source_funcs dcn3_clk_src_funcs = {
.cs_power_down = dce110_clock_source_power_down,
.program_pix_clk = dcn3_program_pix_clk,
- .get_pix_clk_dividers = dcn3_get_pix_clk_dividers
+ .get_pix_clk_dividers = dcn3_get_pix_clk_dividers,
+ .get_pixel_clk_frequency_100hz = get_pixel_clk_frequency_100hz
};
#endif
/*****************************************/
--
2.25.1
[-- Attachment #1.2: Type: text/html, Size: 2848 bytes --]
[-- Attachment #2: Type: text/plain, Size: 154 bytes --]
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH] drm/amd/display: Fixed panic during seamless boot.
2020-10-23 19:04 ` Lakha, Bhawanpreet
@ 2020-10-23 19:10 ` Aurabindo Pillai
0 siblings, 0 replies; 3+ messages in thread
From: Aurabindo Pillai @ 2020-10-23 19:10 UTC (permalink / raw)
To: Lakha, Bhawanpreet, amd-gfx; +Cc: Galiffi, David
[-- Attachment #1.1.1: Type: text/plain, Size: 1893 bytes --]
> [AMD Official Use Only - Internal Distribution Only]
>
>
>
>
>
>
>
> Reviewed-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Thanks for the review.
>
>
>
>
> From: Aurabindo Pillai <aurabindo.pillai@amd.com>
>
> Sent: October 23, 2020 1:09 PM
>
> To: amd-gfx@lists.freedesktop.org <amd-gfx@lists.freedesktop.org>
>
> Cc: Lakha, Bhawanpreet <Bhawanpreet.Lakha@amd.com>; Galiffi, David <
> David.Galiffi@amd.com>
>
> Subject: [PATCH] drm/amd/display: Fixed panic during seamless boot.
>
>
>
>
> From: David Galiffi <David.Galiffi@amd.com>
>
>
>
> [why]
>
> get_pixel_clk_frequency_100hz is undefined in clock_source_funcs.
>
>
>
> [how]
>
> set function pointer: ".get_pixel_clk_frequency_100hz =
> get_pixel_clk_frequency_100hz"
>
>
>
> Signed-off-by: David Galiffi <David.Galiffi@amd.com>
>
> ---
>
> drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c | 3 ++-
>
> 1 file changed, 2 insertions(+), 1 deletion(-)
>
>
>
> diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
> b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
>
> index 512b26b3e3fd..589c7fb71480 100644
>
> --- a/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
>
> +++ b/drivers/gpu/drm/amd/display/dc/dce/dce_clock_source.c
>
> @@ -1149,7 +1149,8 @@ static uint32_t dcn3_get_pix_clk_dividers(
>
> static const struct clock_source_funcs dcn3_clk_src_funcs = {
>
> .cs_power_down = dce110_clock_source_power_down,
>
> .program_pix_clk = dcn3_program_pix_clk,
>
> - .get_pix_clk_dividers = dcn3_get_pix_clk_dividers
>
> + .get_pix_clk_dividers = dcn3_get_pix_clk_dividers,
>
> + .get_pixel_clk_frequency_100hz =
> get_pixel_clk_frequency_100hz
>
> };
>
> #endif
>
> /*****************************************/
>
[-- Attachment #1.1.2: Type: text/html, Size: 3382 bytes --]
[-- Attachment #1.2: This is a digitally signed message part --]
[-- Type: application/pgp-signature, Size: 659 bytes --]
[-- Attachment #2: Type: text/plain, Size: 154 bytes --]
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2020-10-23 19:10 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-10-23 17:09 [PATCH] drm/amd/display: Fixed panic during seamless boot Aurabindo Pillai
2020-10-23 19:04 ` Lakha, Bhawanpreet
2020-10-23 19:10 ` Aurabindo Pillai
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).