From: Felix Moessbauer <felix.moessbauer@siemens.com>
To: cip-dev@lists.cip-project.org
Cc: daniel.bovensiepen@siemens.com, jan.kiszka@siemens.com,
quirin.gylstorff@siemens.com,
Felix Moessbauer <felix.moessbauer@siemens.com>
Subject: [isar-cip-core][PATCH v4 0/8] Add swupdate support for riscv64
Date: Fri, 3 Mar 2023 12:48:12 +0000 [thread overview]
Message-ID: <20230303124820.2209954-1-felix.moessbauer@siemens.com> (raw)
Changes since v3:
- rebased onto next
- add patch to clarify situation around watchdog on arm*
- u-boot: remove irrelevant patch around FPU
Changes since v2:
The v2 adds the required infrastructure to test the swupdate support
in qemu-riscv64. This includes the following additions:
- update of cip kernel config for qemu-riscv64 machine (for non swu case)
- refactoring of u-boot deploy logic as preparation for next patches
- u-boot + opensbi firmware for qemu
- addition of linux 6.1 mainline kernel to support EFI boot of riscv64
in qemu
- extension of start-qemu script to boot riscv64 with swupdate support
Changes since v1:
- rebased onto next
- ebg: fix changelog version (no <orig-version>)
- add swupdate support for qemu-riscv64
Please note: The EBG support in cip-core needs a major rework to be in
sync with the upstream debian package names. Currently, sid cannot be
updated to a more recent revision, as this breaks the build (multiple
packages with different names provide the same binary).
Best regards,
Felix Moessbauer
Siemens AG
Felix Moessbauer (8):
make reason for disabling wdog on arm more precise
fix efibootguard for riscv64
wic(ebg): add support for riscv64
add opensbi with u-boot payload for riscv64
enhance qemu-riscv64 machine to be testable
add linux 6.1 mainline kernel
add swupdate support for qemu-riscv64
start-qemu: add support for swupdate on RISC-V
Kconfig | 6 +-
conf/machine/qemu-arm.conf | 2 +-
conf/machine/qemu-arm64.conf | 2 +-
conf/machine/qemu-riscv64.conf | 9 ++-
kas/opt/6.1-mainline.yml | 18 ++++++
kas/opt/ebg-swu.yml | 1 +
recipes-bsp/efibootguard/efibootguard_0.13.bb | 3 +
...01-add-machine-type-name-for-riscv64.patch | 39 +++++++++++++
recipes-bsp/opensbi/files/qemu-riscv64-rules | 12 ++++
.../opensbi/opensbi-qemu-riscv64_1.2.bb | 8 +++
recipes-bsp/opensbi/opensbi.inc | 45 +++++++++++++++
...iscv-Fix-build-against-binutils-2.38.patch | 55 +++++++++++++++++++
.../u-boot/u-boot-qemu-riscv64_2022.07.bb | 22 ++++++++
recipes-kernel/linux/files/squashfs.cfg | 1 +
recipes-kernel/linux/linux-mainline_6.1.bb | 18 ++++++
.../wic/plugins/source/efibootguard-boot.py | 6 +-
.../wic/plugins/source/efibootguard-efi.py | 6 +-
start-qemu.sh | 8 +++
wic/qemu-riscv64-efibootguard.wks.in | 13 +++++
19 files changed, 266 insertions(+), 8 deletions(-)
create mode 100644 kas/opt/6.1-mainline.yml
create mode 100644 recipes-bsp/efibootguard/files/0001-add-machine-type-name-for-riscv64.patch
create mode 100644 recipes-bsp/opensbi/files/qemu-riscv64-rules
create mode 100644 recipes-bsp/opensbi/opensbi-qemu-riscv64_1.2.bb
create mode 100644 recipes-bsp/opensbi/opensbi.inc
create mode 100644 recipes-bsp/u-boot/files/riscv64/0001-riscv-Fix-build-against-binutils-2.38.patch
create mode 100644 recipes-bsp/u-boot/u-boot-qemu-riscv64_2022.07.bb
create mode 100644 recipes-kernel/linux/files/squashfs.cfg
create mode 100644 recipes-kernel/linux/linux-mainline_6.1.bb
create mode 100644 wic/qemu-riscv64-efibootguard.wks.in
--
2.34.1
next reply other threads:[~2023-03-03 13:12 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-03 12:48 Felix Moessbauer [this message]
2023-03-03 12:48 ` [isar-cip-core][PATCH v4 1/8] make reason for disabling wdog on arm more precise Felix Moessbauer
2023-03-03 12:48 ` [isar-cip-core][PATCH v4 2/8] fix efibootguard for riscv64 Felix Moessbauer
2023-03-03 12:48 ` [isar-cip-core][PATCH v4 3/8] wic(ebg): add support " Felix Moessbauer
2023-03-03 12:48 ` [isar-cip-core][PATCH v4 4/8] add opensbi with u-boot payload " Felix Moessbauer
2023-03-04 8:35 ` Jan Kiszka
2023-03-03 12:48 ` [isar-cip-core][PATCH v4 5/8] enhance qemu-riscv64 machine to be testable Felix Moessbauer
2023-03-03 12:48 ` [isar-cip-core][PATCH v4 6/8] add linux 6.1 mainline kernel Felix Moessbauer
2023-03-04 8:12 ` Jan Kiszka
2023-03-03 12:48 ` [isar-cip-core][PATCH v4 7/8] add swupdate support for qemu-riscv64 Felix Moessbauer
2023-03-03 12:48 ` [isar-cip-core][PATCH v4 8/8] start-qemu: add support for swupdate on RISC-V Felix Moessbauer
2023-03-06 6:10 ` [isar-cip-core][PATCH v4 0/8] Add swupdate support for riscv64 Jan Kiszka
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230303124820.2209954-1-felix.moessbauer@siemens.com \
--to=felix.moessbauer@siemens.com \
--cc=cip-dev@lists.cip-project.org \
--cc=daniel.bovensiepen@siemens.com \
--cc=jan.kiszka@siemens.com \
--cc=quirin.gylstorff@siemens.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).