From: Matheus Castello <matheus@castello.eng.br>
To: "Cristian Ciocaltea" <cristian.ciocaltea@gmail.com>,
"Rob Herring" <robh+dt@kernel.org>,
"Andreas Färber" <afaerber@suse.de>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>
Cc: devicetree@vger.kernel.org, linux-actions@lists.infradead.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 10/13] arm: dts: owl-s500: Add SIRQ controller
Date: Sat, 9 Jan 2021 00:41:32 -0300 [thread overview]
Message-ID: <d3d19754-de9a-bf8d-0567-8fcc433ae120@castello.eng.br> (raw)
In-Reply-To: <b900425518af75a2ba60d0923c52d261e0aeff98.1609263738.git.cristian.ciocaltea@gmail.com>
Em 12/29/2020 6:17 PM, Cristian Ciocaltea escreveu:
> Add SIRQ controller node for Actions Semi S500 SoC.
>
> Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> ---
> Changes in v3:
> - Added Reviewed-by from Mani
>
> arch/arm/boot/dts/owl-s500.dtsi | 10 ++++++++++
> 1 file changed, 10 insertions(+)
>
> diff --git a/arch/arm/boot/dts/owl-s500.dtsi b/arch/arm/boot/dts/owl-s500.dtsi
> index 55f8b8c2e149..cd635f222d26 100644
> --- a/arch/arm/boot/dts/owl-s500.dtsi
> +++ b/arch/arm/boot/dts/owl-s500.dtsi
> @@ -233,6 +233,16 @@ i2c3: i2c@b017c000 {
> status = "disabled";
> };
>
> + sirq: interrupt-controller@b01b0200 {
> + compatible = "actions,s500-sirq";
> + reg = <0xb01b0200 0x4>;
> + interrupt-controller;
> + #interrupt-cells = <2>;
> + interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>, /* SIRQ0 */
> + <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>, /* SIRQ1 */
> + <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>; /* SIRQ2 */
> + };
> +
> timer: timer@b0168000 {
> compatible = "actions,s500-timer";
> reg = <0xb0168000 0x8000>;
>
Tested-by: Matheus Castello <matheus@castello.eng.br>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-01-09 3:42 UTC|newest]
Thread overview: 50+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-12-29 21:17 [PATCH v3 00/13] Add CMU/RMU/DMA/MMC/I2C support for Actions Semi Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2020-12-29 21:17 ` [PATCH v3 01/13] arm: dts: owl-s500: Add Clock Management Unit Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-09 3:38 ` Matheus Castello
2021-01-09 16:32 ` Cristian Ciocaltea
2021-01-09 16:32 ` Cristian Ciocaltea
2020-12-29 21:17 ` [PATCH v3 02/13] arm: dts: owl-s500: Set CMU clocks for UARTs Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-09 3:39 ` Matheus Castello
2020-12-29 21:17 ` [PATCH v3 03/13] arm: dts: owl-s500: Add Reset controller Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-09 3:40 ` Matheus Castello
2020-12-29 21:17 ` [PATCH v3 04/13] dt-bindings: dma: owl: Add compatible string for Actions Semi S500 SoC Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-06 6:22 ` Vinod Koul
2021-01-06 6:22 ` Vinod Koul
2020-12-29 21:17 ` [PATCH v3 05/13] dmaengine: owl: Add compatible for the Actions Semi S500 DMA controller Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-06 6:22 ` Vinod Koul
2021-01-06 6:22 ` Vinod Koul
2020-12-29 21:17 ` [PATCH v3 06/13] arm: dts: owl-s500: Add " Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-09 3:40 ` Matheus Castello
2020-12-29 21:17 ` [PATCH v3 07/13] arm: dts: owl-s500: Add pinctrl & GPIO support Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-09 3:40 ` Matheus Castello
2020-12-29 21:17 ` [PATCH v3 08/13] arm: dts: owl-s500: Add MMC support Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-09 3:41 ` Matheus Castello
2020-12-29 21:17 ` [PATCH v3 09/13] arm: dts: owl-s500: Add I2C support Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2020-12-29 21:17 ` [PATCH v3 10/13] arm: dts: owl-s500: Add SIRQ controller Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2021-01-09 3:41 ` Matheus Castello [this message]
2020-12-29 21:17 ` [PATCH v3 11/13] arm: dts: owl-s500-roseapplepi: Add uSD support Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2020-12-31 7:27 ` Manivannan Sadhasivam
2020-12-31 7:27 ` Manivannan Sadhasivam
2020-12-31 9:05 ` Cristian Ciocaltea
2020-12-31 9:05 ` Cristian Ciocaltea
2020-12-29 21:17 ` [PATCH v3 12/13] arm: dts: owl-s500-roseapplepi: Add I2C pinctrl configuration Cristian Ciocaltea
2020-12-29 21:17 ` Cristian Ciocaltea
2020-12-29 21:17 ` [PATCH v3 13/13] MAINTAINERS: Add linux-actions ML for Actions Semi Arch Cristian Ciocaltea
2020-12-31 7:54 ` [PATCH v3 00/13] Add CMU/RMU/DMA/MMC/I2C support for Actions Semi Manivannan Sadhasivam
2020-12-31 7:54 ` Manivannan Sadhasivam
2020-12-31 9:12 ` Cristian Ciocaltea
2020-12-31 9:12 ` Cristian Ciocaltea
2020-12-31 17:12 ` Manivannan Sadhasivam
2020-12-31 17:12 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d3d19754-de9a-bf8d-0567-8fcc433ae120@castello.eng.br \
--to=matheus@castello.eng.br \
--cc=afaerber@suse.de \
--cc=cristian.ciocaltea@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-actions@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.