From: Suzuki Kuruppassery Poulose <suzuki.poulose@arm.com> To: Mike Leach <mike.leach@linaro.org>, coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-doc@vger.kernel.org Cc: mathieu.poirier@linaro.org Subject: Re: [PATCH v5 07/14] coresight: cti: Add device tree support for custom CTI. Date: Fri, 29 Nov 2019 14:18:25 +0000 [thread overview] Message-ID: <efac03bc-4a38-8f5c-46d5-9ffc58b2d2bb@arm.com> (raw) In-Reply-To: <20191119231912.12768-8-mike.leach@linaro.org> On 19/11/2019 23:19, Mike Leach wrote: > Adds support for CTIs whose connections are implementation defined at > hardware design time, and not constrained by v8 architecture. > > These CTIs have no standard connection setup, all the settings have to > be defined in the device tree files. The patch creates a set of connections > and trigger signals based on the information provided. > > Signed-off-by: Mike Leach <mike.leach@linaro.org> > --- > .../coresight/coresight-cti-platform.c | 250 +++++++++++++++++- > .../hwtracing/coresight/coresight-cti-sysfs.c | 11 + > 2 files changed, 257 insertions(+), 4 deletions(-) > > diff --git a/drivers/hwtracing/coresight/coresight-cti-platform.c b/drivers/hwtracing/coresight/coresight-cti-platform.c > index 790dd30b85f5..9c1ff432b487 100644 > --- a/drivers/hwtracing/coresight/coresight-cti-platform.c > +++ b/drivers/hwtracing/coresight/coresight-cti-platform.c > @@ -13,9 +13,19 @@ > #define NR_V8PE_OUT_SIGS 3 > #define NR_V8ETM_INOUT_SIGS 4 > > +/* CTI device tree trigger connection node keyword */ > +#define CTI_DT_CONNS "trig-conns" > + > /* CTI device tree connection property keywords */ > #define CTI_DT_V8ARCH "arm,cti-v8-arch" > #define CTI_DT_CSDEV_ASSOC "arm,cs-dev-assoc" > +#define CTI_DT_TRIGIN_SIGS "arm,trig-in-sigs" > +#define CTI_DT_TRIGOUT_SIGS "arm,trig-out-sigs" > +#define CTI_DT_TRIGIN_TYPES "arm,trig-in-types" > +#define CTI_DT_TRIGOUT_TYPES "arm,trig-out-types" > +#define CTI_DT_FILTER_OUT_SIGS "arm,trig-filters" > +#define CTI_DT_CONN_NAME "arm,trig-conn-name" > +#define CTI_DT_CTM_ID "arm,cti-ctm-id" > > /* > * Find a registered coresight device from a device fwnode. > @@ -68,6 +78,12 @@ static const char *of_cti_get_node_name(const struct device_node *node) > return node->full_name; > return "unknown"; > } > + > +static bool of_cti_node_name_eq(const struct device_node *node, > + const char *name) > +{ > + return of_node_name_eq(node, name); > +} > #else > static int of_cti_get_cpu_at_node(const struct device_node *node) > { > @@ -78,6 +94,12 @@ static const char *of_cti_get_node_name(const struct device_node *node) > { > return "unknown"; > } > + > +static bool of_cti_node_name_eq(const struct device_node *node, > + const char *name) > +{ > + return false; > +} > #endif nit: You don't need this wrapper of_node_name_eq() is already defined to return false for !CONFIG_OF. > > static int cti_plat_get_cpu_at_node(struct fwnode_handle *fwnode) > @@ -94,6 +116,14 @@ static const char *cti_plat_get_node_name(struct fwnode_handle *fwnode) > return "unknown"; > } > > +static bool cti_plat_node_name_eq(struct fwnode_handle *fwnode, > + const char *name) > +{ > + if (is_of_node(fwnode)) > + return of_cti_node_name_eq(to_of_node(fwnode), name); As mentioned above you could simply use of_node_name_eq() here. > + return false; > +} > + > static int cti_plat_create_v8_etm_connection(struct device *dev, > struct cti_drvdata *drvdata) > { > @@ -205,6 +235,214 @@ static int cti_plat_create_v8_connections(struct device *dev, > return ret; > } > > +static int cti_plat_count_sig_elements(const struct fwnode_handle *fwnode, > + const char *name) > +{ > + int nr_elem = fwnode_property_count_u32(fwnode, name); > + > + return (nr_elem < 0 ? 0 : nr_elem); > +} > + > +static int cti_plat_read_trig_group(struct cti_trig_grp *tgrp, > + const struct fwnode_handle *fwnode, > + const char *grp_name) > +{ > + int idx, err = 0; > + u32 *values; > + > + if (!tgrp->nr_sigs) > + return 0; > + > + values = kcalloc(tgrp->nr_sigs, sizeof(u32), GFP_KERNEL); > + if (!values) > + return -ENOMEM; > + > + err = fwnode_property_read_u32_array(fwnode, grp_name, > + values, tgrp->nr_sigs); > + > + if (!err) { > + /* set the signal usage mask */ > + for (idx = 0; idx < tgrp->nr_sigs; idx++) > + tgrp->used_mask |= BIT(values[idx]); > + } > + > + kfree(values); > + return err; > +} > + > +static int cti_plat_read_trig_types(struct cti_trig_grp *tgrp, > + const struct fwnode_handle *fwnode, > + const char *type_name) > +{ > + int items, used = 0, err = 0, nr_sigs; > + u32 *values = NULL, i; > + > + /* allocate an array according to number of signals in connection */ > + nr_sigs = tgrp->nr_sigs; > + if (!nr_sigs) > + return 0; > + > + /* see if any types have been included in the device description */ > + items = cti_plat_count_sig_elements(fwnode, type_name); > + if (items > nr_sigs) > + return -EINVAL; > + > + /* need an array to store the values iff there are any */ > + if (items) { > + values = kcalloc(items, sizeof(u32), GFP_KERNEL); > + if (!values) > + return -ENOMEM; > + > + err = fwnode_property_read_u32_array(fwnode, type_name, > + values, items); > + if (err) > + goto read_trig_types_out; > + } > + > + /* > + * Match type id to signal index, 1st type to 1st index etc. > + * If fewer types than signals default remainder to GEN_IO. > + */ > + for (i = 0; i < nr_sigs; i++) { > + if (used < items) { > + tgrp->sig_types[i] = > + values[i] < CTI_TRIG_MAX ? values[i] : GEN_IO; > + used++; Do we really need "used" here ? Couldn't this be : if (i < items) { } > + } else { + /* Mark the undefined connections as GEN_IO */ ? > + tgrp->sig_types[i] = GEN_IO; > + } > + } ... > + > + /* read the connection name if set - may be overridden by later */ > + fwnode_property_read_string(fwnode, CTI_DT_CONN_NAME, &assoc_name); > + > + /* associated cpu ? */ > + cpuid = cti_plat_get_cpu_at_node(fwnode); > + if (cpuid >= 0) { > + drvdata->ctidev.cpu = cpuid; > + scnprintf(cpu_name_str, sizeof(cpu_name_str), "cpu%d", cpuid); > + assoc_name = cpu_name_str; > + } else { > + /* associated device ? */ > + cs_fwnode = fwnode_find_reference(fwnode, > + CTI_DT_CSDEV_ASSOC, 0); > + if (!IS_ERR_OR_NULL(cs_fwnode)) { --- Cut - here -- > + csdev = cti_get_assoc_csdev_by_fwnode(cs_fwnode); > + if (csdev) /* use device name if csdev found */ > + assoc_name = dev_name(&csdev->dev); > + else /* otherwise node name for later association */ > + assoc_name = cti_plat_get_node_name(cs_fwnode); --- end - here -- I believe we do this for arm_v8 architected connections too. May be make this a helper ? > + fwnode_handle_put(cs_fwnode); > + } > + } > + /* set up a connection */ > + err = cti_add_connection_entry(dev, drvdata, tc, csdev, assoc_name); > + > +create_con_err: > + return err; > +} > + > +static int cti_plat_create_impdef_connections(struct device *dev, > + struct cti_drvdata *drvdata) > +{ > + int rc = 0; > + struct fwnode_handle *fwnode = dev_fwnode(dev); > + struct fwnode_handle *child = NULL; > + > + if (IS_ERR_OR_NULL(fwnode)) > + return -EINVAL; > + > + fwnode_for_each_child_node(fwnode, child) { > + if (cti_plat_node_name_eq(child, CTI_DT_CONNS)) > + rc = cti_plat_create_connection(dev, drvdata, child); > + if (rc != 0) > + break; minor nit: To make it more obvious : if (cti_plat_node_name_eq(child, CTI_DT_CONNS)) { rc = cti_plat_create_connection(dev, drvdata, child); if (rc) break; } Suzuki
WARNING: multiple messages have this Message-ID (diff)
From: Suzuki Kuruppassery Poulose <suzuki.poulose@arm.com> To: Mike Leach <mike.leach@linaro.org>, coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-doc@vger.kernel.org Cc: mathieu.poirier@linaro.org Subject: Re: [PATCH v5 07/14] coresight: cti: Add device tree support for custom CTI. Date: Fri, 29 Nov 2019 14:18:25 +0000 [thread overview] Message-ID: <efac03bc-4a38-8f5c-46d5-9ffc58b2d2bb@arm.com> (raw) In-Reply-To: <20191119231912.12768-8-mike.leach@linaro.org> On 19/11/2019 23:19, Mike Leach wrote: > Adds support for CTIs whose connections are implementation defined at > hardware design time, and not constrained by v8 architecture. > > These CTIs have no standard connection setup, all the settings have to > be defined in the device tree files. The patch creates a set of connections > and trigger signals based on the information provided. > > Signed-off-by: Mike Leach <mike.leach@linaro.org> > --- > .../coresight/coresight-cti-platform.c | 250 +++++++++++++++++- > .../hwtracing/coresight/coresight-cti-sysfs.c | 11 + > 2 files changed, 257 insertions(+), 4 deletions(-) > > diff --git a/drivers/hwtracing/coresight/coresight-cti-platform.c b/drivers/hwtracing/coresight/coresight-cti-platform.c > index 790dd30b85f5..9c1ff432b487 100644 > --- a/drivers/hwtracing/coresight/coresight-cti-platform.c > +++ b/drivers/hwtracing/coresight/coresight-cti-platform.c > @@ -13,9 +13,19 @@ > #define NR_V8PE_OUT_SIGS 3 > #define NR_V8ETM_INOUT_SIGS 4 > > +/* CTI device tree trigger connection node keyword */ > +#define CTI_DT_CONNS "trig-conns" > + > /* CTI device tree connection property keywords */ > #define CTI_DT_V8ARCH "arm,cti-v8-arch" > #define CTI_DT_CSDEV_ASSOC "arm,cs-dev-assoc" > +#define CTI_DT_TRIGIN_SIGS "arm,trig-in-sigs" > +#define CTI_DT_TRIGOUT_SIGS "arm,trig-out-sigs" > +#define CTI_DT_TRIGIN_TYPES "arm,trig-in-types" > +#define CTI_DT_TRIGOUT_TYPES "arm,trig-out-types" > +#define CTI_DT_FILTER_OUT_SIGS "arm,trig-filters" > +#define CTI_DT_CONN_NAME "arm,trig-conn-name" > +#define CTI_DT_CTM_ID "arm,cti-ctm-id" > > /* > * Find a registered coresight device from a device fwnode. > @@ -68,6 +78,12 @@ static const char *of_cti_get_node_name(const struct device_node *node) > return node->full_name; > return "unknown"; > } > + > +static bool of_cti_node_name_eq(const struct device_node *node, > + const char *name) > +{ > + return of_node_name_eq(node, name); > +} > #else > static int of_cti_get_cpu_at_node(const struct device_node *node) > { > @@ -78,6 +94,12 @@ static const char *of_cti_get_node_name(const struct device_node *node) > { > return "unknown"; > } > + > +static bool of_cti_node_name_eq(const struct device_node *node, > + const char *name) > +{ > + return false; > +} > #endif nit: You don't need this wrapper of_node_name_eq() is already defined to return false for !CONFIG_OF. > > static int cti_plat_get_cpu_at_node(struct fwnode_handle *fwnode) > @@ -94,6 +116,14 @@ static const char *cti_plat_get_node_name(struct fwnode_handle *fwnode) > return "unknown"; > } > > +static bool cti_plat_node_name_eq(struct fwnode_handle *fwnode, > + const char *name) > +{ > + if (is_of_node(fwnode)) > + return of_cti_node_name_eq(to_of_node(fwnode), name); As mentioned above you could simply use of_node_name_eq() here. > + return false; > +} > + > static int cti_plat_create_v8_etm_connection(struct device *dev, > struct cti_drvdata *drvdata) > { > @@ -205,6 +235,214 @@ static int cti_plat_create_v8_connections(struct device *dev, > return ret; > } > > +static int cti_plat_count_sig_elements(const struct fwnode_handle *fwnode, > + const char *name) > +{ > + int nr_elem = fwnode_property_count_u32(fwnode, name); > + > + return (nr_elem < 0 ? 0 : nr_elem); > +} > + > +static int cti_plat_read_trig_group(struct cti_trig_grp *tgrp, > + const struct fwnode_handle *fwnode, > + const char *grp_name) > +{ > + int idx, err = 0; > + u32 *values; > + > + if (!tgrp->nr_sigs) > + return 0; > + > + values = kcalloc(tgrp->nr_sigs, sizeof(u32), GFP_KERNEL); > + if (!values) > + return -ENOMEM; > + > + err = fwnode_property_read_u32_array(fwnode, grp_name, > + values, tgrp->nr_sigs); > + > + if (!err) { > + /* set the signal usage mask */ > + for (idx = 0; idx < tgrp->nr_sigs; idx++) > + tgrp->used_mask |= BIT(values[idx]); > + } > + > + kfree(values); > + return err; > +} > + > +static int cti_plat_read_trig_types(struct cti_trig_grp *tgrp, > + const struct fwnode_handle *fwnode, > + const char *type_name) > +{ > + int items, used = 0, err = 0, nr_sigs; > + u32 *values = NULL, i; > + > + /* allocate an array according to number of signals in connection */ > + nr_sigs = tgrp->nr_sigs; > + if (!nr_sigs) > + return 0; > + > + /* see if any types have been included in the device description */ > + items = cti_plat_count_sig_elements(fwnode, type_name); > + if (items > nr_sigs) > + return -EINVAL; > + > + /* need an array to store the values iff there are any */ > + if (items) { > + values = kcalloc(items, sizeof(u32), GFP_KERNEL); > + if (!values) > + return -ENOMEM; > + > + err = fwnode_property_read_u32_array(fwnode, type_name, > + values, items); > + if (err) > + goto read_trig_types_out; > + } > + > + /* > + * Match type id to signal index, 1st type to 1st index etc. > + * If fewer types than signals default remainder to GEN_IO. > + */ > + for (i = 0; i < nr_sigs; i++) { > + if (used < items) { > + tgrp->sig_types[i] = > + values[i] < CTI_TRIG_MAX ? values[i] : GEN_IO; > + used++; Do we really need "used" here ? Couldn't this be : if (i < items) { } > + } else { + /* Mark the undefined connections as GEN_IO */ ? > + tgrp->sig_types[i] = GEN_IO; > + } > + } ... > + > + /* read the connection name if set - may be overridden by later */ > + fwnode_property_read_string(fwnode, CTI_DT_CONN_NAME, &assoc_name); > + > + /* associated cpu ? */ > + cpuid = cti_plat_get_cpu_at_node(fwnode); > + if (cpuid >= 0) { > + drvdata->ctidev.cpu = cpuid; > + scnprintf(cpu_name_str, sizeof(cpu_name_str), "cpu%d", cpuid); > + assoc_name = cpu_name_str; > + } else { > + /* associated device ? */ > + cs_fwnode = fwnode_find_reference(fwnode, > + CTI_DT_CSDEV_ASSOC, 0); > + if (!IS_ERR_OR_NULL(cs_fwnode)) { --- Cut - here -- > + csdev = cti_get_assoc_csdev_by_fwnode(cs_fwnode); > + if (csdev) /* use device name if csdev found */ > + assoc_name = dev_name(&csdev->dev); > + else /* otherwise node name for later association */ > + assoc_name = cti_plat_get_node_name(cs_fwnode); --- end - here -- I believe we do this for arm_v8 architected connections too. May be make this a helper ? > + fwnode_handle_put(cs_fwnode); > + } > + } > + /* set up a connection */ > + err = cti_add_connection_entry(dev, drvdata, tc, csdev, assoc_name); > + > +create_con_err: > + return err; > +} > + > +static int cti_plat_create_impdef_connections(struct device *dev, > + struct cti_drvdata *drvdata) > +{ > + int rc = 0; > + struct fwnode_handle *fwnode = dev_fwnode(dev); > + struct fwnode_handle *child = NULL; > + > + if (IS_ERR_OR_NULL(fwnode)) > + return -EINVAL; > + > + fwnode_for_each_child_node(fwnode, child) { > + if (cti_plat_node_name_eq(child, CTI_DT_CONNS)) > + rc = cti_plat_create_connection(dev, drvdata, child); > + if (rc != 0) > + break; minor nit: To make it more obvious : if (cti_plat_node_name_eq(child, CTI_DT_CONNS)) { rc = cti_plat_create_connection(dev, drvdata, child); if (rc) break; } Suzuki _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-11-29 14:18 UTC|newest] Thread overview: 124+ messages / expand[flat|nested] mbox.gz Atom feed top 2019-11-19 23:18 [PATCH v5 00/14] CoreSight CTI Driver Mike Leach 2019-11-19 23:18 ` Mike Leach 2019-11-19 23:18 ` [PATCH v5 01/14] coresight: cti: Initial " Mike Leach 2019-11-19 23:18 ` Mike Leach 2019-11-21 20:21 ` Mathieu Poirier 2019-11-21 20:21 ` Mathieu Poirier 2019-11-29 12:05 ` Mike Leach 2019-11-29 12:05 ` Mike Leach 2019-12-03 16:53 ` Mathieu Poirier 2019-12-03 16:53 ` Mathieu Poirier 2019-11-25 19:03 ` Suzuki Kuruppassery Poulose 2019-11-25 19:03 ` Suzuki Kuruppassery Poulose 2019-11-29 12:06 ` Mike Leach 2019-11-29 12:06 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 02/14] coresight: cti: Add sysfs coresight mgmt reg access Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-22 17:19 ` Mathieu Poirier 2019-11-22 17:19 ` Mathieu Poirier 2019-11-19 23:19 ` [PATCH v5 03/14] coresight: cti: Add sysfs access to program function regs Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-27 18:26 ` Suzuki Kuruppassery Poulose 2019-11-27 18:26 ` Suzuki Kuruppassery Poulose 2019-11-29 12:47 ` Mike Leach 2019-11-29 12:47 ` Mike Leach 2019-11-28 10:54 ` Suzuki Kuruppassery Poulose 2019-11-28 10:54 ` Suzuki Kuruppassery Poulose 2019-11-28 17:20 ` Mathieu Poirier 2019-11-28 17:20 ` Mathieu Poirier 2019-11-28 18:00 ` Suzuki Kuruppassery Poulose 2019-11-28 18:00 ` Suzuki Kuruppassery Poulose 2019-11-29 12:50 ` Mike Leach 2019-11-29 12:50 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 04/14] coresight: cti: Add sysfs trigger / channel programming API Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-22 18:40 ` Mathieu Poirier 2019-11-22 18:40 ` Mathieu Poirier 2019-11-27 18:40 ` Suzuki Kuruppassery Poulose 2019-11-27 18:40 ` Suzuki Kuruppassery Poulose 2019-11-29 13:01 ` Mike Leach 2019-11-29 13:01 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 05/14] dt-bindings: arm: Adds CoreSight CTI hardware definitions Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-20 19:06 ` Mathieu Poirier 2019-11-20 19:06 ` Mathieu Poirier 2019-11-20 22:39 ` Mike Leach 2019-11-20 22:39 ` Mike Leach 2019-11-22 23:33 ` Rob Herring 2019-11-22 23:33 ` Rob Herring 2019-11-29 13:50 ` Mike Leach 2019-11-29 13:50 ` Mike Leach 2019-11-29 14:12 ` Suzuki Kuruppassery Poulose 2019-11-29 14:12 ` Suzuki Kuruppassery Poulose 2019-11-28 18:38 ` Suzuki Kuruppassery Poulose 2019-11-28 18:38 ` Suzuki Kuruppassery Poulose 2019-11-29 13:57 ` Mike Leach 2019-11-29 13:57 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 06/14] coresight: cti: Add device tree support for v8 arch CTI Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-25 19:00 ` Mathieu Poirier 2019-11-25 19:00 ` Mathieu Poirier 2019-11-29 11:33 ` Suzuki Kuruppassery Poulose 2019-11-29 11:33 ` Suzuki Kuruppassery Poulose 2019-12-03 10:59 ` Mike Leach 2019-12-03 10:59 ` Mike Leach 2019-12-03 11:28 ` Suzuki Kuruppassery Poulose 2019-12-03 11:28 ` Suzuki Kuruppassery Poulose 2019-12-03 12:25 ` Mike Leach 2019-12-03 12:25 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 07/14] coresight: cti: Add device tree support for custom CTI Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-25 21:22 ` Mathieu Poirier 2019-11-25 21:22 ` Mathieu Poirier 2019-11-29 14:16 ` Suzuki Kuruppassery Poulose 2019-11-29 14:16 ` Suzuki Kuruppassery Poulose 2019-11-29 21:11 ` Mathieu Poirier 2019-11-29 21:11 ` Mathieu Poirier 2019-11-29 14:18 ` Suzuki Kuruppassery Poulose [this message] 2019-11-29 14:18 ` Suzuki Kuruppassery Poulose 2019-12-03 14:05 ` Mike Leach 2019-12-03 14:05 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 08/14] coresight: cti: Enable CTI associated with devices Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-25 22:45 ` Mathieu Poirier 2019-11-25 22:45 ` Mathieu Poirier 2019-12-05 16:33 ` Mike Leach 2019-12-05 16:33 ` Mike Leach 2019-11-29 18:28 ` Suzuki Kuruppassery Poulose 2019-11-29 18:28 ` Suzuki Kuruppassery Poulose 2019-11-29 21:25 ` Mathieu Poirier 2019-11-29 21:25 ` Mathieu Poirier 2019-12-05 16:33 ` Mike Leach 2019-12-05 16:33 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 09/14] coresight: cti: Add connection information to sysfs Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-27 18:09 ` Mathieu Poirier 2019-11-27 18:09 ` Mathieu Poirier 2019-12-06 16:24 ` Mike Leach 2019-12-06 16:24 ` Mike Leach 2019-12-02 9:47 ` Suzuki Kuruppassery Poulose 2019-12-02 9:47 ` Suzuki Kuruppassery Poulose 2019-12-06 16:24 ` Mike Leach 2019-12-06 16:24 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 10/14] dt-bindings: qcom: Add CTI options for qcom msm8916 Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-27 18:18 ` Mathieu Poirier 2019-11-27 18:18 ` Mathieu Poirier 2019-11-19 23:19 ` [PATCH v5 11/14] dt-bindings: arm: Juno platform - add CTI entries to device tree Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-27 18:25 ` Mathieu Poirier 2019-11-27 18:25 ` Mathieu Poirier 2019-11-19 23:19 ` [PATCH v5 12/14] dt-bindings: hisilicon: Add CTI bindings for hi-6220 Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 13/14] docs: coresight: Update documentation for CoreSight to cover CTI Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-27 19:00 ` Mathieu Poirier 2019-11-27 19:00 ` Mathieu Poirier 2019-12-02 10:43 ` Suzuki Kuruppassery Poulose 2019-12-02 10:43 ` Suzuki Kuruppassery Poulose 2019-12-06 17:39 ` Mike Leach 2019-12-06 17:39 ` Mike Leach 2019-11-19 23:19 ` [PATCH v5 14/14] docs: sysfs: coresight: Add sysfs ABI documentation for CTI Mike Leach 2019-11-19 23:19 ` Mike Leach 2019-11-27 19:08 ` Mathieu Poirier 2019-11-27 19:08 ` Mathieu Poirier
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=efac03bc-4a38-8f5c-46d5-9ffc58b2d2bb@arm.com \ --to=suzuki.poulose@arm.com \ --cc=coresight@lists.linaro.org \ --cc=devicetree@vger.kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-doc@vger.kernel.org \ --cc=mathieu.poirier@linaro.org \ --cc=mike.leach@linaro.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.