intel-gfx.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
* sandy bridge gpu crash on z68 chipset (astock z68 pro3) with gen6 power saving code
@ 2011-07-01 20:35 Jools Wills
  2011-07-05 14:15 ` Jools Wills
  0 siblings, 1 reply; 4+ messages in thread
From: Jools Wills @ 2011-07-01 20:35 UTC (permalink / raw)
  To: intel-gfx

I have reported a bug over at the kernel bugtracker

https://bugzilla.kernel.org/show_bug.cgi?id=38492

regarding crashes on my z68 machine when the gen6_enable_rps code is
enabled. Just thought to mention it hear so it gets the proper
attention. Note I have since found other users
(http://ubuntuforums.org/showthread.php?t=1775157) with the same
problem. I haven't managed to confirm if it is specific to this board or
not yet, or happens with all z68 chipset based boards.

Best Regards

Jools

Jools Wills
-- 
IT Consultant
Oxford Inspire - http://www.oxfordinspire.co.uk - be inspired
t: 01235 519446 m: 07966 577498 f: 08715046117
jools@oxfordinspire.co.uk

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: sandy bridge gpu crash on z68 chipset (astock z68 pro3) with gen6 power saving code
  2011-07-01 20:35 sandy bridge gpu crash on z68 chipset (astock z68 pro3) with gen6 power saving code Jools Wills
@ 2011-07-05 14:15 ` Jools Wills
  2011-07-06 21:24   ` ben
  0 siblings, 1 reply; 4+ messages in thread
From: Jools Wills @ 2011-07-05 14:15 UTC (permalink / raw)
  To: intel-gfx

On 01/07/11 21:35, Jools Wills wrote:
> I have reported a bug over at the kernel bugtracker
> 
> https://bugzilla.kernel.org/show_bug.cgi?id=38492

no devs have a comment or advice regarding this issue ?

I have since heard from someone else with this board that "adding
i915.i915_enable_rc6=0 as a kernel boot parameter" also solves it. would
that do the equivalent to my commenting out the code, or also other stuff?

they also pointed me to
https://bugzilla.kernel.org/show_bug.cgi?id=38332 - which could be related?

Best Regards

Jools

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: sandy bridge gpu crash on z68 chipset (astock z68 pro3) with gen6 power saving code
  2011-07-05 14:15 ` Jools Wills
@ 2011-07-06 21:24   ` ben
  2011-07-22 15:36     ` Jools Wills
  0 siblings, 1 reply; 4+ messages in thread
From: ben @ 2011-07-06 21:24 UTC (permalink / raw)
  To: Jools Wills; +Cc: intel-gfx

On Tue, Jul 05, 2011 at 03:15:07PM +0100, Jools Wills wrote:
> On 01/07/11 21:35, Jools Wills wrote:
> > I have reported a bug over at the kernel bugtracker
> > 
> > https://bugzilla.kernel.org/show_bug.cgi?id=38492
> 
> no devs have a comment or advice regarding this issue ?

AFAIK, nobody has had any persisting problems here on GEN6
> 
> I have since heard from someone else with this board that "adding
> i915.i915_enable_rc6=0 as a kernel boot parameter" also solves it. would
> that do the equivalent to my commenting out the code, or also other stuff?

It should be roughly equivalent, yes. If rc6 is in fact the problem then
it is probably equivalent. You should try and see as we do set some
other bits in gen6_enable_rps.

> they also pointed me to
> https://bugzilla.kernel.org/show_bug.cgi?id=38332 - which could be
> related?

Up until now, Gu is the only person we've been aware of with this
problem, and his previous problem seemed to be Ironlake specific, though
now we don't know what is going on.

> 
> Best Regards
> 
> Jools
You can come to #intel-gfx IRC channel and chat about it. We would like
to fix these powersaving issues and have been unable to reproduce most
of them locally.

Ben

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: sandy bridge gpu crash on z68 chipset (astock z68 pro3) with gen6 power saving code
  2011-07-06 21:24   ` ben
@ 2011-07-22 15:36     ` Jools Wills
  0 siblings, 0 replies; 4+ messages in thread
From: Jools Wills @ 2011-07-22 15:36 UTC (permalink / raw)
  To: intel-gfx

On 06/07/11 22:24, ben@bwidawsk.net wrote:

> You can come to #intel-gfx IRC channel and chat about it. We would like
> to fix these powersaving issues and have been unable to reproduce most
> of them locally.

missed this message before. Sorry, and thanks for the offer.

The problem now seems to be solved with a new bios update that had the
description "Modify default setting for IGPU voltage." - no doubt the
previous default setting was just wrong, and caused the crashes.

Since running the new BIOS for a week, I have no experienced any crashes.

Best Regards

Jools

Jools Wills
-- 
IT Consultant
Oxford Inspire
t: 01235 519446 m: 07966 577498 f: 08715046117
jools@oxfordinspire.co.uk

^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2011-07-22 15:36 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2011-07-01 20:35 sandy bridge gpu crash on z68 chipset (astock z68 pro3) with gen6 power saving code Jools Wills
2011-07-05 14:15 ` Jools Wills
2011-07-06 21:24   ` ben
2011-07-22 15:36     ` Jools Wills

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).