intel-gfx.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
* [Intel-gfx] [PATCH 0/1] Adding definitions for VRR registers and bitfields
@ 2020-02-13  9:22 Aditya Swarup
  2020-02-13  9:22 ` [Intel-gfx] [PATCH 1/1] drm/i915/tgl: Add definitions for VRR registers and bits Aditya Swarup
  2020-02-13 14:30 ` [Intel-gfx] ✓ Fi.CI.BAT: success for Adding definitions for VRR registers and bitfields Patchwork
  0 siblings, 2 replies; 4+ messages in thread
From: Aditya Swarup @ 2020-02-13  9:22 UTC (permalink / raw)
  To: intel-gfx

Add definitions for configuring VRR registers for TGL. 

Aditya Swarup (1):
  drm/i915/tgl: Add definitions for VRR registers and bits

 drivers/gpu/drm/i915/i915_reg.h | 107 ++++++++++++++++++++++++++++++++
 1 file changed, 107 insertions(+)

-- 
2.25.0

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2020-02-13 14:30 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-02-13  9:22 [Intel-gfx] [PATCH 0/1] Adding definitions for VRR registers and bitfields Aditya Swarup
2020-02-13  9:22 ` [Intel-gfx] [PATCH 1/1] drm/i915/tgl: Add definitions for VRR registers and bits Aditya Swarup
2020-02-13 10:07   ` Jani Nikula
2020-02-13 14:30 ` [Intel-gfx] ✓ Fi.CI.BAT: success for Adding definitions for VRR registers and bitfields Patchwork

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).