intel-gfx.lists.freedesktop.org archive mirror
 help / color / mirror / Atom feed
 messages from 2020-03-18 08:01:10 to 2020-03-19 16:06:42 UTC [more...]

[Intel-gfx] [PATCH] drm/i915: Enable non-contiguous pipe fusing
 2020-03-19 16:06 UTC  (7+ messages)
` [Intel-gfx] [PATCH v3] "

[Intel-gfx] [PATCH 1/2] drm/i915: Allow for different modes of interruptible i915_active_wait
 2020-03-19 16:04 UTC  (3+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/gem: Prevent switching of active GEM context VM
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915: Allow for different modes of interruptible i915_active_wait

[Intel-gfx] [PATCH 1/6] drm/i915: Prefer '%ps' for printing function symbol names
 2020-03-19 16:02 UTC  (20+ messages)
` [Intel-gfx] [PATCH 2/6] drm/i915/gem: Avoid gem_context->mutex for simple vma lookup
` [Intel-gfx] [PATCH 3/6] drm/i915/execlists: Force single submission for sentinels
` [Intel-gfx] [PATCH 4/6] drm/i915/gem: Wait until the context is finally retired before releasing engines
` [Intel-gfx] [PATCH 5/6] drm/i915: Use explicit flag to mark unreachable intel_context
` [Intel-gfx] [PATCH 6/6] drm/i915/gt: Cancel a hung context if already closed
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/6] drm/i915: Prefer '%ps' for printing function symbol names
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH v5 6/7] drm/i915/dp: Register definition for DP compliance register
 2020-03-19 16:02 UTC  (5+ messages)
` [Intel-gfx] [PATCH v6 "

[Intel-gfx] [PATCH] drm/i915/gt: move files more files into debugfs
 2020-03-19 15:06 UTC  (6+ messages)
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for "

[Intel-gfx] [PATCH i-g-t] i915/gem_vm_create: Update of active VM disallowed
 2020-03-19 14:44 UTC 

[Intel-gfx] [PATCH 00/13] drm/i915: Port sync for skl+
 2020-03-19 13:22 UTC  (20+ messages)
` [Intel-gfx] [PATCH 02/13] drm/i915: Move TRANS_DDI_FUNC_CTL2 programming where it belongs
` [Intel-gfx] [PATCH 03/13] drm/i915: Drop usless master_transcoder assignments
` [Intel-gfx] [PATCH 04/13] drm/i915: Move icl_get_trans_port_sync_config() into the DDI code
` [Intel-gfx] [PATCH 05/13] drm/i915: Use REG_FIELD_PREP() & co. for TRANS_DDI_FUNC_CTL2
` [Intel-gfx] [PATCH 06/13] drm/i915: Include port sync state in the state dump
` [Intel-gfx] [PATCH 08/13] drm/i915: Implement port sync for SKL+
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Port sync for skl+ (rev2)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Port sync for skl+ (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH v2 0/5] Introduce drm scaling filter property
 2020-03-19 13:16 UTC  (9+ messages)
` [Intel-gfx] [PATCH v2 1/5] drm: Introduce plane and CRTC scaling filter properties
` [Intel-gfx] [PATCH v2 2/5] drm/drm-kms.rst: Add plane and CRTC scaling filter property documentation
` [Intel-gfx] [PATCH v2 3/5] drm/i915: Introduce scaling filter related registers and bit fields
` [Intel-gfx] [PATCH v2 4/5] drm/i915/display: Add Nearest-neighbor based integer scaling support
` [Intel-gfx] [PATCH v2 5/5] drm/i915: Enable scaling filter for plane and CRTC
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce drm scaling filter property (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH v19 0/8] Refactor Gen11+ SAGV support
 2020-03-19 13:09 UTC  (5+ messages)
` [Intel-gfx] [PATCH v19 4/8] drm/i915: Refactor intel_can_enable_sagv

[Intel-gfx] [PATCH] drm/i915/display: Trigger Modeset at boot for audio codec init
 2020-03-19 12:11 UTC  (7+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "

[Intel-gfx] [RFC] GPU-bound energy efficiency improvements for the intel_pstate driver (v2)
 2020-03-19 11:20 UTC  (18+ messages)
` [Intel-gfx] [PATCH 02/10] drm/i915: Adjust PM QoS response frequency based on GPU load
` [Intel-gfx] [PATCH 04/10] Revert "cpufreq: intel_pstate: Drop ->update_util from pstate_funcs"
` [Intel-gfx] [PATCH 05/10] cpufreq: intel_pstate: Implement VLP controller statistics and status calculation
` [Intel-gfx] [PATCH 06/10] cpufreq: intel_pstate: Implement VLP controller target P-state range estimation
` [Intel-gfx] [PATCH 07/10] cpufreq: intel_pstate: Implement VLP controller for HWP parts
` [Intel-gfx] [PATCH 08/10] cpufreq: intel_pstate: Enable VLP controller based on ACPI FADT profile and CPUID

[Intel-gfx] [PATCH 1/4] drm/i915: Prefer '%ps' for printing function symbol names
 2020-03-19 11:07 UTC  (8+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915/gem: Avoid gem_context->mutex for simple vma lookup
` [Intel-gfx] [PATCH 3/4] drm/i915/execlists: Force single submission for sentinels
  ` [Intel-gfx] [PATCH] "
` [Intel-gfx] [PATCH 4/4] drm/i915/gem: Wait until the context is finally retired before releasing engines
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/4] drm/i915: Prefer '%ps' for printing function symbol names
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/4] drm/i915: Prefer '%ps' for printing function symbol names (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "

[Intel-gfx] [PATCH 01/10] PM: QoS: Add CPU_RESPONSE_FREQUENCY global PM QoS limit
 2020-03-19 10:25 UTC  (3+ messages)
` [Intel-gfx] [PATCHv2 "

[Intel-gfx] [PATCH 1/3] drm/dp: DRM DP helper for reading Ignore MSA from DPCD
 2020-03-19 10:14 UTC  (8+ messages)
` [Intel-gfx] [PATCH 2/3] drm: Create a drm_connector_helper_funcs hook for Adaptive Sync support
` [Intel-gfx] [PATCH 3/3] drm/i915/dp: intel_dp connector hook for VRR support
` [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [1/3] drm/dp: DRM DP helper for reading Ignore MSA from DPCD

[Intel-gfx] [PATCH 0/7] drm/i915/gt: convert to struct drm_device based logging macros
 2020-03-19  9:54 UTC  (2+ messages)

[Intel-gfx] [PATCH] drm/i915/display: Increase the DDI idle timeout to 500us
 2020-03-19  9:30 UTC  (2+ messages)

[Intel-gfx] [PULL] drm-intel-fixes
 2020-03-19  7:59 UTC 

[Intel-gfx] [PATCH 0/4] drm/i915/perf: add OA interrupt support
 2020-03-19  7:44 UTC  (5+ messages)
` [Intel-gfx] [PATCH 1/4] drm/i915/perf: rework aging tail workaround

[Intel-gfx] [PATCH v4] drm/i915/tgl: Add definitions for VRR registers and bits
 2020-03-19  5:48 UTC  (4+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/tgl: Add definitions for VRR registers and bits (rev3)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH] drm/i915/tgl: Add new PCI IDs to TGL
 2020-03-19  4:43 UTC  (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/tgl: Add new PCI IDs to TGL (rev2)
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH 1/6] drm/i915/tc/tgl: Implement TCCOLD sequences
 2020-03-19  2:34 UTC  (8+ messages)
` [Intel-gfx] [PATCH 2/6] drm/i915/display: Add intel_display_power_get_without_ack()
` [Intel-gfx] [PATCH 3/6] drm/i915/display: Implement intel_display_power_wait_enable_ack()
` [Intel-gfx] [PATCH 4/6] drm/i915/display: Add intel_aux_ch_to_power_domain()
` [Intel-gfx] [PATCH 5/6] drm/i915/tc/icl: Implement the TC cold exit sequence
` [Intel-gfx] [PATCH 6/6] drm/i915/dp: Get TC link reference during DP detection
` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/6] drm/i915/tc/tgl: Implement TCCOLD sequences
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH v4] drm/i915/tgl: Add definitions for VRR registers and bits
 2020-03-19  1:57 UTC 

[Intel-gfx] [PATCH] drm/i915: Fix crtc nv12 etc. plane bitmasks for DPMS off
 2020-03-19  1:05 UTC  (5+ messages)
` [Intel-gfx] [PATCH v2] "
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: Fix crtc nv12 etc. plane bitmasks for DPMS off (rev3)
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH] drm: Reject dumb buffers when driver/device doesn't support modesetting
 2020-03-18 22:58 UTC  (5+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
` [Intel-gfx] ✗ Fi.CI.BAT: failure for drm: Reject dumb buffers when driver/device doesn't support modesetting (rev2)

[Intel-gfx] [PATCH 1/2] drm/i915/execlists: Force single submission for sentinels
 2020-03-18 21:46 UTC  (3+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/gem: Wait until the context is finally retired before releasing engines
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915/execlists: Force single submission for sentinels

[Intel-gfx] [PATCH v3] drm/i915/tgl: Add definitions for VRR registers and bits
 2020-03-18 21:42 UTC  (2+ messages)

[Intel-gfx] [PATCH] drm/i915/tgl: Add new PCI IDs to TGL
 2020-03-18 20:23 UTC  (2+ messages)

[Intel-gfx] [PATCH] drm: Skip drm_mode_config_validate() for !modeset
 2020-03-18 19:51 UTC  (4+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "

[Intel-gfx] [PATCH] drm/i915/dp: Add dpcd link_rate quirk for Apple 15" MBP 2017 (v3)
 2020-03-18 19:18 UTC  (2+ messages)

[Intel-gfx] [PATCH 00/10] drm/i915/display: conversion to drm_device based logging macros
 2020-03-18 19:10 UTC  (11+ messages)
` [Intel-gfx] [PATCH 02/10] drm/i915/fbc: convert "
` [Intel-gfx] [PATCH 03/10] drm/i915/fbdev: convert to drm_device based logging
` [Intel-gfx] [PATCH 06/10] drm/i915/hdcp: convert to struct "

[Intel-gfx] [PATCH v9 00/11] Convert PWM period and duty cycle to u64
 2020-03-18 19:08 UTC  (3+ messages)
` [Intel-gfx] [PATCH v9 01/11] drm/i915: Use 64-bit division macro

[Intel-gfx] [PATCH v9] drm/i915/color: Extract icl_read_luts()
 2020-03-18 17:05 UTC  (4+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for "
` [Intel-gfx] ✓ Fi.CI.IGT: success "

[Intel-gfx] [PATCH 07/13] drm/i915: Store cpu_transcoder_mask in device info
 2020-03-18 17:02 UTC  (2+ messages)
` [Intel-gfx] [PATCH v2 "

[Intel-gfx] [PATCH v3 0/7] drm: Try to fix encoder possible_clones/crtc
 2020-03-18 16:44 UTC  (7+ messages)
` [Intel-gfx] [PATCH v3 7/7] drm: Allow drivers to leave encoder->possible_crtcs==0

[Intel-gfx] [PATCH] drm/i915: Prefer '%ps' for printing function symbol names
 2020-03-18 16:36 UTC  (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH] drm/i915/gem: Wait until the context is finally retired before releasing engines
 2020-03-18 16:16 UTC  (3+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/gem: Wait until the context is finally retired before releasing engines (rev2)

[Intel-gfx] [PATCH 0/9] drm/edid: DisplayID parser fixes
 2020-03-18 15:56 UTC  (4+ messages)
` [Intel-gfx] [PATCH 1/9] drm: Constify topology id

[Intel-gfx] [PATCH 00/10] Per client engine busyness
 2020-03-18 15:07 UTC  (23+ messages)
` [Intel-gfx] [PATCH 01/10] drm/i915: Expose list of clients in sysfs
` [Intel-gfx] [PATCH 02/10] drm/i915: Update client name on context create
` [Intel-gfx] [PATCH 03/10] drm/i915: Make GEM contexts track DRM clients
` [Intel-gfx] [PATCH 04/10] drm/i915: Use explicit flag to mark unreachable intel_context
` [Intel-gfx] [PATCH 05/10] drm/i915: Track runtime spent in unreachable intel_contexts
` [Intel-gfx] [PATCH 06/10] drm/i915: Track runtime spent in closed GEM contexts
` [Intel-gfx] [PATCH 07/10] drm/i915: Track all user contexts per client
` [Intel-gfx] [PATCH 08/10] drm/i915: Expose per-engine client busyness
` [Intel-gfx] [PATCH 09/10] drm/i915: Track context current active time

[Intel-gfx] [PULL] drm-misc-fixes
 2020-03-18 14:07 UTC 

[Intel-gfx] [PATCH v3 1/3] drm/i915/display: Deactive FBC in fastsets when disabled by parameter
 2020-03-18 13:30 UTC  (7+ messages)
` [Intel-gfx] [PATCH v3 3/3] drm/i915/display/fbc: Make fences a nice-to-have for GEN9+

[Intel-gfx] [PATCH 0/9] Per client engine busyness
 2020-03-18 12:16 UTC  (12+ messages)
` [Intel-gfx] [PATCH 1/9] drm/i915: Update client name on context create
` [Intel-gfx] [PATCH 2/9] drm/i915: Make GEM contexts track DRM clients
` [Intel-gfx] [PATCH 3/9] drm/i915: Use explicit flag to mark unreachable intel_context
` [Intel-gfx] [PATCH 4/9] drm/i915: Track runtime spent in unreachable intel_contexts
` [Intel-gfx] [PATCH 5/9] drm/i915: Track runtime spent in closed GEM contexts
` [Intel-gfx] [PATCH 6/9] drm/i915: Track all user contexts per client
` [Intel-gfx] [PATCH 7/9] drm/i915: Expose per-engine client busyness
` [Intel-gfx] [PATCH 8/9] drm/i915: Track context current active time
` [Intel-gfx] [PATCH 9/9] drm/i915: Prefer software tracked context busyness
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for Per client engine busyness (rev8)

[Intel-gfx] [PULL] drm-misc-fixes
 2020-03-18 11:55 UTC 

[Intel-gfx] [PATCH] drm/i915/edp: Ignore short pulse when panel powered off
 2020-03-18 11:33 UTC  (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/edp: Ignore short pulse when panel powered off (rev3)
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH v5 0/7] DP Phy compliance auto test
 2020-03-18 10:47 UTC  (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for DP Phy compliance auto test (rev8)
` [Intel-gfx] ✓ Fi.CI.IGT: "

[Intel-gfx] [PATCH v8 0/3] Dynamic EU configuration of Slice/Sub-slice/EU
 2020-03-18  9:53 UTC  (3+ messages)
` [Intel-gfx] [PATCH v8 2/3] drm/i915: set optimum eu/slice/sub-slice configuration based on load type

[Intel-gfx] [PATCH v2] drm/i915/edp: Ignore short pulse when panel powered off
 2020-03-18  9:38 UTC  (3+ messages)
` [Intel-gfx] [PATCH v3] "

[Intel-gfx] [PATCH v1 0/3] Consider DBuf bandwidth when calculating CDCLK
 2020-03-18  9:00 UTC  (7+ messages)
` [Intel-gfx] ✗ Fi.CI.DOCS: warning for Consider DBuf bandwidth when calculating CDCLK (rev2)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).