messages from 2020-05-14 15:48:47 to 2020-05-18 13:39:47 UTC [more...]
[Intel-gfx] [PATCH] drm/i915/selftests: Change priority overflow detection
2020-05-18 13:39 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: Fix dbuf slice mask when turning off all the pipes
2020-05-18 13:31 UTC (9+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
` [Intel-gfx] [PATCH v2] "
[Intel-gfx] [PATCH] drm/i915/selftests: Refactor sibling selection
2020-05-18 13:35 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
[Intel-gfx] [PATCH] drm/i915/selftests: Measure dispatch latency
2020-05-18 13:20 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Measure dispatch latency (rev5)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH 1/8] drm/i915: Move saturated workload detection back to the context
2020-05-18 13:09 UTC (26+ messages)
` [Intel-gfx] [PATCH 2/8] drm/i915/selftests: Add tests for timeslicing virtual engines
` [Intel-gfx] [PATCH 3/8] drm/i915/gt: Reuse the tasklet priority for virtual as their siblings
` [Intel-gfx] [PATCH 4/8] drm/i915/gt: Kick virtual siblings on timeslice out
` [Intel-gfx] [PATCH 5/8] drm/i915/gt: Incorporate the virtual engine into timeslicing
` [Intel-gfx] [PATCH 6/8] drm/i915/gt: Use virtual_engine during execlists_dequeue
` [Intel-gfx] [PATCH v2] "
` [Intel-gfx] [PATCH 7/8] drm/i915/gt: Decouple inflight virtual engines
` [Intel-gfx] [PATCH 8/8] drm/i915/gt: Resubmit the virtual engine on schedule-out
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/8] drm/i915: Move saturated workload detection back to the context
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
[Intel-gfx] [PATCH v10] drm/i915/dsb: Pre allocate and late cleanup of cmd buffer
2020-05-18 12:12 UTC
[Intel-gfx] [PATCH 1/4] Revert "drm/i915: Clean up dbuf debugs during .atomic_check()"
2020-05-18 12:23 UTC (4+ messages)
` [Intel-gfx] [PATCH 2/4] Revert "drm/i915: Move the dbuf pre/post plane update"
` [Intel-gfx] [PATCH 3/4] Revert "drm/i915: Nuke skl_ddb_get_hw_state()"
` [Intel-gfx] [PATCH 4/4] Revert "drm/i915: Introduce proper dbuf state"
[Intel-gfx] [PATCH v9] drm/i915/dsb: Pre allocate and late cleanup of cmd buffer
2020-05-18 11:52 UTC
[Intel-gfx] [PATCH 1/8] drm/i915: Move saturated workload detection back to the context
2020-05-18 11:48 UTC (10+ messages)
` [Intel-gfx] [PATCH 2/8] drm/i915/selftests: Add tests for timeslicing virtual engines
` [Intel-gfx] [PATCH 3/8] drm/i915/gt: Reuse the tasklet priority for virtual as their siblings
` [Intel-gfx] [PATCH 4/8] drm/i915/gt: Kick virtual siblings on timeslice out
` [Intel-gfx] [PATCH 5/8] drm/i915/gt: Incorporate the virtual engine into timeslicing
` [Intel-gfx] [PATCH 6/8] drm/i915/gt: Use virtual_engine during execlists_dequeue
` [Intel-gfx] [PATCH 7/8] drm/i915/gt: Decouple inflight virtual engines
` [Intel-gfx] [PATCH 8/8] drm/i915/gt: Resubmit the virtual engine on schedule-out
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [1/8] drm/i915: Move saturated workload detection back to the context
[Intel-gfx] [PATCH] drm/i915/display: Return error from dbuf allocation failure
2020-05-18 11:47 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH v8] drm/i915/dsb: Pre allocate and late cleanup of cmd buffer
2020-05-18 11:44 UTC (5+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/dsb: Pre allocate and late cleanup of cmd buffer (rev7)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2 0/2] HDCP minor refactoring
2020-05-18 11:18 UTC (3+ messages)
` [Intel-gfx] [PATCH v2 1/2] drm/i915/hdcp: Add update_pipe early return
` [Intel-gfx] [PATCH v2 2/2] drm/i915/hdcp: No direct access to power_well desc
[Intel-gfx] [PATCH 0/2] HDCP minor refactoring
2020-05-18 10:18 UTC (4+ messages)
` [Intel-gfx] [PATCH 1/2] drm/i915/hdcp: Add update_pipe early return
[Intel-gfx] [PATCH v12 00/14] In order to readout DP SDPs, refactors the handling of DP SDPs
2020-05-18 9:43 UTC (9+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for In order to readout DP SDPs, refactors the handling of DP SDPs (rev14)
[Intel-gfx] [PATCH 1/2] drm/i915: Remove PIN_UPDATE for i915_vma_pin
2020-05-18 9:39 UTC (3+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/gt: Stop cross-poluting PIN_GLOBAL with PIN_USER with no-ppgtt
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915: Remove PIN_UPDATE for i915_vma_pin
[Intel-gfx] [PATCH] drm/i915/selftests: Measure CS_TIMESTAMP
2020-05-18 9:18 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Measure CS_TIMESTAMP (rev2)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v2] drm/i915/hdcp: Update CP as per the kernel internal state
2020-05-18 8:07 UTC (7+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/hdcp: Update CP as per the kernel internal state (rev4)
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] intel_cpu_fifo_underrun_irq_handler [i915]] *ERROR* CPU pipe A FIFO underrun
2020-05-18 7:43 UTC (4+ messages)
[Intel-gfx] [PATCH] drm/i915: Mark check_shadow_context_ppgtt as maybe unused
2020-05-18 6:09 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 1/6] drm/i915: Nuke pointless div by 64bit
2020-05-17 12:49 UTC (3+ messages)
` [Intel-gfx] [PATCH 6/6] drm/i915/selftests: Make the CS timestamp tests work on gen4-snb (sort of)
[Intel-gfx] [PATCH v8 6/7] drm/i915: Adjust CDCLK accordingly to our DBuf bw needs
2020-05-16 21:49 UTC (5+ messages)
[Intel-gfx] [PATCH v2 1/3] drm/i915: Fix 400 MHz FSB readout on elk
2020-05-16 13:28 UTC (7+ messages)
` [Intel-gfx] [PATCH v2 2/3] drm/i915: Document our lackluster FSB frequency readout
` [Intel-gfx] [PATCH v2 3/3] drm/i915: Read out hrawclk on all gen3+ platforms
` [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v2,1/3] drm/i915: Fix 400 MHz FSB readout on elk
[Intel-gfx] [PATCH] drm/i915/gem: Retry faulthandlers on ENOSPC
2020-05-16 4:38 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/selftests: Keep rps pinned during time critical tests
2020-05-16 2:17 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/selftests: Measure dispatch latency
2020-05-16 1:29 UTC (7+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/selftests: Measure dispatch latency (rev4)
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915: avoid unused scale_user_to_hw() warning
2020-05-15 23:49 UTC (4+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: avoid unused scale_user_to_hw() warning (rev2)
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 1/2] drm/i915/selftests: Restore to default heartbeat
2020-05-15 23:12 UTC (3+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915/selftests: Check for an initial-breadcrumb in wait_for_submit()
` [Intel-gfx] ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915/selftests: Restore to default heartbeat
[Intel-gfx] [PATCH] drm/i915: Improve execute_cb struct packing
2020-05-15 22:16 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/mst: filter out the display mode exceed sink's capability
2020-05-15 20:53 UTC (3+ messages)
` [Intel-gfx] [PATCH v2] "
[Intel-gfx] [PATCH] drm/i915: Fix AUX power domain toggling across TypeC mode resets
2020-05-15 20:36 UTC (8+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 0/7] drm/i915: DP vswing/preemph fixes
2020-05-15 19:59 UTC (8+ messages)
` [Intel-gfx] [PATCH 4/7] drm/i915: Add {preemph, voltage}_max() vfuncs
` [Intel-gfx] [PATCH 5/7] drm/i915: Reverse preemph vs. voltage swing preference
` [Intel-gfx] [PATCH 7/7] drm/i915: Replace some hand rolled max()s
[Intel-gfx] [PATCH] drm/i915/execlists: Shortcircuit queue_prio() for no internal levels
2020-05-15 19:57 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] linux-next: manual merge of the drm-misc tree with the drm-misc-fixes tree
2020-05-15 19:53 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
[Intel-gfx] [PATCH 1/4] drm/i915/selftests: Add tests for timeslicing virtual engines
2020-05-15 19:05 UTC (8+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915/gt: Kick virtual siblings on timeslice out
` [Intel-gfx] [PATCH 3/4] drm/i915/gt: Incorporate the virtual engine into timeslicing
` [Intel-gfx] [PATCH 4/4] drm/i915/execlists: Optimise away false timeslicing on virtual engines
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915/selftests: Add tests for timeslicing "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [RFC] GPU-bound energy efficiency improvements for the intel_pstate driver (v2.99)
2020-05-15 18:09 UTC (8+ messages)
[Intel-gfx] [PATCH v2] drm/dp: Include the AUX CH name in the debug messages
2020-05-15 16:43 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.BAT: failure for "
[PATCH 1/6] drm/i915: Fix i845/i865 cursor width
2020-05-15 16:41 UTC (11+ messages)
` [PATCH 2/6] drm/i915: Fix max cursor size for i915g/gm
` [Intel-gfx] "
` [PATCH 3/6] drm/i915: Fix overlay colorkey for 30bpp and 8bpp
` [Intel-gfx] "
` [PATCH 4/6] drm/i915: Configure overlay cc_out precision based on crtc gamma config
` [Intel-gfx] "
` [PATCH 5/6] drm/i915: Enable pipe gamma for the overlay
` [Intel-gfx] "
` [PATCH 6/6] drm/i915: Protect overlay colorkey macro arguments
` [Intel-gfx] "
[Intel-gfx] [PULL] drm-intel-next
2020-05-15 16:07 UTC
[Intel-gfx] [PATCH] drm/i915/selftests: Add tests for timeslicing virtual engines
2020-05-15 15:44 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH v8 0/7] Consider DBuf bandwidth when calculating CDCLK
2020-05-15 15:11 UTC (10+ messages)
` [Intel-gfx] [PATCH v8 2/7] drm/i915: Extract cdclk requirements checking to separate function
` [Intel-gfx] [PATCH v8 3/7] drm/i915: Check plane configuration properly
` [Intel-gfx] [PATCH v8 4/7] drm/i915: Plane configuration affects CDCLK in Gen11+
` [Intel-gfx] [PATCH v8 5/7] drm/i915: Introduce for_each_dbuf_slice_in_mask macro
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for Consider DBuf bandwidth when calculating CDCLK (rev13)
[Intel-gfx] [PATCH v6 00/16] drm/i915: Add support for HDCP 1.4 over MST connectors
2020-05-15 14:48 UTC (6+ messages)
` [Intel-gfx] [PATCH v6 08/16] drm/i915: Don't fully disable HDCP on a port if multiple pipes are using it
` [Intel-gfx] [PATCH v6 16/16] drm/i915: Add HDCP 1.4 support for MST connectors
[Intel-gfx] [PATCH 1/4] drm/i915/params: don't expose inject_probe_failure in debugfs
2020-05-15 14:41 UTC (10+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915/params: fix i915.fake_lmem_start module param sysfs permissions
` [Intel-gfx] [PATCH 3/4] drm/i915/params: prevent changing module params runtime
` [Intel-gfx] [PATCH 4/4] drm/i915/params: switch to device specific parameters
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915/params: don't expose inject_probe_failure in debugfs
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] [PATCH 1/3] drm/i915/gt: Kick virtual siblings on timeslice out
2020-05-15 14:21 UTC (3+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/i915/gt: Kick virtual siblings on timeslice out (rev2)
` [Intel-gfx] ✗ Fi.CI.BAT: failure "
[Intel-gfx] XDC 2020: Registration & Call for Proposals now open!
2020-05-15 14:15 UTC
[Intel-gfx] [PATCH 00/44] devm_drm_dev_alloc, no more drmm_add_final_kfree
2020-05-15 14:05 UTC (8+ messages)
` [Intel-gfx] [PATCH 01/44] drivers/base: Always release devres on device_del
[Intel-gfx] [PATCH] drm/dp_mst: Fix timeout handling of MST down messages
2020-05-15 13:02 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.IGT: success for "
[Intel-gfx] [PATCH 0/9] shmem helper untangling
2020-05-15 6:26 UTC (5+ messages)
` [Intel-gfx] [PATCH 3/9] drm/doc: Some polish for shmem helpers
[PATCH] drm/i915: Document locking guidelines
2020-05-14 17:21 UTC (4+ messages)
` [Intel-gfx] "
[Intel-gfx] [PATCH v30 0/3] SAGV support for Gen12+
2020-05-14 16:13 UTC (3+ messages)
` [Intel-gfx] [PATCH v30 1/3] drm/i915: Add TGL+ SAGV support
[Intel-gfx] [PULL] gvt-next
2020-05-14 16:04 UTC (2+ messages)
[Intel-gfx] [PATCH v2] drm/i915/hdcp: Update CP as per the kernel internal state
2020-05-14 15:48 UTC (3+ messages)
` [Intel-gfx] [CI "
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).