messages from 2021-07-16 22:48:07 to 2021-07-20 13:29:40 UTC [more...]
[Intel-gfx] [PATCH v3 0/5] drm: use dyndbg in drm_print
2021-07-20 13:29 UTC (5+ messages)
` [Intel-gfx] [PATCH v3 1/5] drm/print: fixup spelling in a comment
` [Intel-gfx] [PATCH v3 3/5] drm/print: RFC add choice to use dynamic debug in drm-debug
[Intel-gfx] [PATCH 0/3] Add support for querying hw info that UMDs need
2021-07-20 12:58 UTC (5+ messages)
` [Intel-gfx] [PATCH 3/3] drm/i915/uapi: Add query for L3 bank count
[Intel-gfx] [PATCH 0/5] MIPI DSI driver enhancements
2021-07-20 12:46 UTC (11+ messages)
` [Intel-gfx] [PATCH 1/5] drm/i915/dsi: send correct gpio_number on gen11 platform
` [Intel-gfx] [PATCH 2/5] drm/i915/jsl: program DSI panel GPIOs
` [Intel-gfx] [PATCH 3/5] drm/i915/dsi: wait for header and payload credit available
` [Intel-gfx] [PATCH 4/5] drm/i915/dsi: refine send MIPI DCS command sequence
` [Intel-gfx] [PATCH 5/5] drm/i915: Get proper min cdclk if vDSC enabled
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for MIPI DSI driver enhancements
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 0/7] drm/i915: Migrate memory to SMEM when imported cross-device (v7)
2021-07-20 10:53 UTC (14+ messages)
` [Intel-gfx] [PATCH 2/7] drm/i915/gem: Refactor placement setup for i915_gem_object_create* (v2)
` [Intel-gfx] [PATCH 4/7] drm/i915/gem: Unify user object creation (v2)
` [Intel-gfx] [PATCH 6/7] drm/i915/gem: Correct the locking and pin pattern for dma-buf (v6)
` [Intel-gfx] [PATCH 7/7] drm/i915/gem: Migrate to system at dma-buf attach time (v6)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Migrate memory to SMEM when imported cross-device (rev2)
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2] drm/i915: Add missing docbook chapters for i915 uapi
2021-07-20 9:39 UTC (4+ messages)
[Intel-gfx] [PATCH 0/7] drm/i915: Migrate memory to SMEM when imported cross-device
2021-07-20 9:34 UTC (12+ messages)
` [Intel-gfx] [PATCH 3/7] drm/i915/gem: Unify user object creation
` [Intel-gfx] [PATCH 5/7] drm/i915/gem/ttm: Respect the objection region in placement_from_obj
[Intel-gfx] [v7 0/3] Enable setting custom DSC BPP
2021-07-20 8:45 UTC (9+ messages)
` [Intel-gfx] [v7 1/3] drm/i915/display: Add write permissions for fec support
` [Intel-gfx] [v7 2/3] drm/i915/display/dsc: Add Per connector debugfs node for DSC BPP enable
` [Intel-gfx] [v7 3/3] drm/i915/display/dsc: Force dsc BPP
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Enable setting custom DSC BPP
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 0/6] Fix the debugfs splat from mock selftests
2021-07-20 8:25 UTC (14+ messages)
` [Intel-gfx] [PATCH 1/6] drm/i915: Call i915_globals_exit() after i915_pmu_exit()
` [Intel-gfx] [PATCH 2/6] drm/i915: Call i915_globals_exit() if pci_register_device() fails
` [Intel-gfx] [PATCH 3/6] drm/i915: Always call i915_globals_exit() from i915_exit()
` [Intel-gfx] [PATCH 4/6] drm/ttm: Force re-init if ttm_global_init() fails
` [Intel-gfx] [PATCH 5/6] drm/ttm: Initialize debugfs from ttm_global_init()
` [Intel-gfx] [PATCH 6/6] drm/i915: Make the kmem slab for i915_buddy_block a global
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Fix the debugfs splat from mock selftests
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH] drm/i915/display: Fix shared dpll mismatch for bigjoiner slave
2021-07-20 7:23 UTC (4+ messages)
[Intel-gfx] linux-next: build warning after merge of the drm-intel-fixes tree
2021-07-20 6:32 UTC
[Intel-gfx] [PATCH 00/51] GuC submission support
2021-07-20 4:04 UTC (42+ messages)
` [Intel-gfx] [PATCH 04/51] drm/i915/guc: Implement GuC submission tasklet
` [Intel-gfx] [PATCH 06/51] drm/i915/guc: Implement GuC context operations for new inteface
` [Intel-gfx] [PATCH 12/51] drm/i915/guc: Ensure request ordering via completion fences
` [Intel-gfx] [PATCH 13/51] drm/i915/guc: Disable semaphores when using GuC scheduling
` [Intel-gfx] [PATCH 15/51] drm/i915/guc: Update intel_gt_wait_for_idle to work with GuC
` [Intel-gfx] [PATCH 16/51] drm/i915/guc: Update GuC debugfs to support new GuC
` [Intel-gfx] [PATCH 17/51] drm/i915/guc: Add several request trace points
` [Intel-gfx] [PATCH 19/51] drm/i915/guc: GuC virtual engines
` [Intel-gfx] [PATCH 20/51] drm/i915: Track 'serial' counts for "
` [Intel-gfx] [PATCH 41/51] drm/i915/guc: Add golden context to GuC ADS
` [Intel-gfx] [PATCH 46/51] drm/i915/selftest: Fix MOCS selftest for GuC submission
` [Intel-gfx] [PATCH 48/51] drm/i915/selftest: Fix hangcheck self test "
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for GuC submission support (rev3)
[Intel-gfx] [PATCH] drm/i915/dp: Add missing TPS4 programming bits
2021-07-20 3:15 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [CI 1/2] drm/i915/step: Add macro magic for handling steps
2021-07-20 2:21 UTC (7+ messages)
` [Intel-gfx] [CI 2/2] drm/i915/dmc: Change intel_get_stepping_info()
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [CI,1/2] drm/i915/step: Add macro magic for handling steps
` [Intel-gfx] ✗ Fi.CI.SPARSE: "
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 00/47] GuC submission support
2021-07-20 1:59 UTC (8+ messages)
` [Intel-gfx] [PATCH 22/47] drm/i915/guc: Update intel_gt_wait_for_idle to work with GuC
` [Intel-gfx] [PATCH 24/47] drm/i915/guc: Add several request trace points
[Intel-gfx] [CI 1/2] drm/i915/step: Add macro magic for handling steps
2021-07-19 22:02 UTC (3+ messages)
` [Intel-gfx] [CI 2/2] drm/i915/dmc: Change intel_get_stepping_info()
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [CI,1/2] drm/i915/step: Add macro magic for handling steps
[Intel-gfx] [PATCH v2 00/50] Begin enabling Xe_HP SDV and DG2 platforms
2021-07-19 21:20 UTC (19+ messages)
` [Intel-gfx] [PATCH v2 01/50] drm/i915: Add XE_HP initial definitions
` [Intel-gfx] [PATCH v2 02/50] drm/i915: Fork DG1 interrupt handler
` [Intel-gfx] [PATCH v2 03/50] drm/i915/xehp: VDBOX/VEBOX fusing registers are enable-based
` [Intel-gfx] [PATCH v2 08/50] drm/i915/xehp: Extra media engines - Part 3 (reset)
` [Intel-gfx] [PATCH v2 10/50] drm/i915/xehp: Define multicast register ranges
` [Intel-gfx] [PATCH v2 15/50] drm/i915/xehpsdv: add initial XeHP SDV definitions
` [Intel-gfx] [PATCH v2 17/50] drm/i915/xehpsdv: Add maximum sseu limits
` [Intel-gfx] [PATCH v2 23/50] drm/i915/dg2: add DG2 platform info
` [Intel-gfx] [PATCH v2 24/50] drm/i915/dg2: DG2 uses the same sseu limits as XeHP SDV
[Intel-gfx] [CI 1/2] drm/i915/step: Add macro magic for handling steps
2021-07-19 20:09 UTC (3+ messages)
` [Intel-gfx] [CI 2/2] drm/i915/dmc: Change intel_get_stepping_info()
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [CI,1/2] drm/i915/step: Add macro magic for handling steps
[Intel-gfx] [PATCH 0/4] Some DG1 uAPI cleanup
2021-07-19 19:57 UTC (8+ messages)
` [Intel-gfx] [PATCH 4/4] drm/i915/uapi: reject set_domain for discrete
` [Intel-gfx] ✗ Fi.CI.IGT: failure for Some DG1 uAPI cleanup
[Intel-gfx] [PATCH 0/7] More workaround updates
2021-07-19 18:00 UTC (18+ messages)
` [Intel-gfx] [PATCH 1/7] drm/i915: Fix application of WaInPlaceDecompressionHang
` [Intel-gfx] [PATCH 2/7] drm/i915/icl: Drop a couple unnecessary workarounds
` [Intel-gfx] [PATCH 3/7] drm/i915: Program DFR enable/disable as a GT workaround
` [Intel-gfx] [PATCH 4/7] drm/i915/adl_s: Wa_14011765242 is also needed on A1 display stepping
` [Intel-gfx] [PATCH 5/7] drm/i915/rkl: Wa_1409767108 also applies to RKL
` [Intel-gfx] [PATCH 6/7] drm/i915/rkl: Wa_1408330847 no longer "
` [Intel-gfx] [PATCH 7/7] drm/i915: Make workaround upper bounds exclusive
` [Intel-gfx] ✗ Fi.CI.DOCS: warning for More workaround updates
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [v7 0/3] Set BPP in the kernel
2021-07-19 15:19 UTC (8+ messages)
` [Intel-gfx] [v7 1/3] drm/i915/display: Add write permissions for fec support
` [Intel-gfx] [v7 2/3] drm/i915/display/dsc: Add Per connector debugfs node for DSC BPP enable
` [Intel-gfx] [v7 3/3] drm/i915/display/dsc: Force dsc BPP
` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Set BPP in the kernel (rev5)
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 12/13] vfio/gvt: Fix open/close when multiple device FDs are open
2021-07-19 14:47 UTC (2+ messages)
[Intel-gfx] [PATCH 10/13] vfio/mbochs: Fix close when multiple device FDs are open
2021-07-19 14:45 UTC (2+ messages)
[Intel-gfx] [PATCH 11/13] vfio/ap, ccw: Fix open/close when multiple device FDs are open
2021-07-19 14:40 UTC (2+ messages)
[Intel-gfx] [PATCH 03/13] vfio: Provide better generic support for open/release vfio_device_ops
2021-07-19 13:03 UTC (4+ messages)
[Intel-gfx] [PATCH 04/13] vfio/samples: Delete useless open/close
2021-07-19 13:01 UTC (2+ messages)
[Intel-gfx] [PATCH 02/13] vfio: Introduce a vfio_uninit_group_dev() API call
2021-07-19 12:43 UTC (4+ messages)
[Intel-gfx] [PATCH] drm/i915: Check for nomodeset in i915_init() first
2021-07-19 12:28 UTC (7+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for "
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✓ Fi.CI.IGT: "
[Intel-gfx] [PATCH 01/13] vfio/samples: Remove module get/put
2021-07-19 11:42 UTC (2+ messages)
[Intel-gfx] [PATCH 1/2] drm/i915: Call i915_globals_exit() after i915_pmu_exit()
2021-07-19 8:55 UTC (8+ messages)
` [Intel-gfx] [PATCH 2/2] drm/i915: Tear down properly on early i915_init exit
` [Intel-gfx] ✗ Fi.CI.DOCS: warning for series starting with [1/2] drm/i915: Call i915_globals_exit() after i915_pmu_exit()
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915: Fix the 12 BPC bits for PIPE_MISC reg
2021-07-19 7:35 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.DOCS: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH rdma-next v2 0/2] SG fix together with update to RDMA umem
2021-07-18 11:14 UTC (4+ messages)
` [Intel-gfx] [PATCH rdma-next v2 1/2] lib/scatterlist: Fix wrong update of orig_nents
` [Intel-gfx] [PATCH rdma-next v2 2/2] RDMA: Use dma_map_sgtable for map umem pages
` [Intel-gfx] ✗ Fi.CI.BUILD: failure for SG fix together with update to RDMA umem
[Intel-gfx] [PATCH 00/16] Enable GuC based power management features
2021-07-17 19:30 UTC (4+ messages)
` [Intel-gfx] [PATCH 12/16] drm/i915/guc/slpc: Cache platform frequency limits for slpc
[Intel-gfx] [PATCH 1/4] drm/i915/display: Disable FBC when PSR2 is enabled for xelpd platforms
2021-07-17 12:48 UTC (7+ messages)
` [Intel-gfx] [PATCH 2/4] drm/i915/display/psr2: Mark as updated all planes that intersect with pipe_clip
` [Intel-gfx] [PATCH 3/4] drm/i915/display/psr2: Fix cursor updates using legacy apis
` [Intel-gfx] [PATCH 4/4] drm/i915/display/psr2: Force a PSR exit in the frontbuffer modification flushes
` [Intel-gfx] ✗ Fi.CI.DOCS: warning for series starting with [1/4] drm/i915/display: Disable FBC when PSR2 is enabled for xelpd platforms
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915/gvt: Convert from atomic_t to refcount_t on intel_vgpu_ppgtt_spt->refcount
2021-07-17 10:03 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.DOCS: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH] drm/i915: Fix error return code in igt_vma_create()
2021-07-17 9:09 UTC (4+ messages)
` [Intel-gfx] ✗ Fi.CI.DOCS: warning for "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] misc vgaarb cleanups
2021-07-17 8:14 UTC (5+ messages)
` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/7] vgaarb: remove VGA_DEFAULT_DEVICE
` [Intel-gfx] ✗ Fi.CI.DOCS: "
` [Intel-gfx] ✓ Fi.CI.BAT: success "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH 0/4] drm: Make modeset locking easier
2021-07-17 7:20 UTC (3+ messages)
` [Intel-gfx] ✓ Fi.CI.BAT: success for "
` [Intel-gfx] ✗ Fi.CI.IGT: failure "
[Intel-gfx] [PATCH v2] drm/i915: Fix wm params for ccs
2021-07-17 6:29 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Fix wm params for ccs (rev4)
[Intel-gfx] [PATCH] drivers/gpu/drm/i915/display: remove boilerplate code using LOCK_ALL macros
2021-07-17 2:36 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for "
[Intel-gfx] [PATCH 00/13] drm/i915: Clean up DPLL stuff
2021-07-17 0:55 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for "
[Intel-gfx] [RFC 0/8] Per client GPU stats
2021-07-16 23:58 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for Per client GPU stats (rev2)
[Intel-gfx] [PATCH 1/2] drm/i915/step: Add macro magic for handling steps
2021-07-16 23:07 UTC (2+ messages)
` [Intel-gfx] ✗ Fi.CI.IGT: failure for series starting with [1/2] drm/i915/step: Add macro magic for handling steps (rev2)
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).