kernel-janitors.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH][next] ixgbe: fix potential u32 overflow on shift
@ 2019-06-06 13:10 Colin King
  2019-06-06 20:33 ` Keller, Jacob E
                   ` (2 more replies)
  0 siblings, 3 replies; 4+ messages in thread
From: Colin King @ 2019-06-06 13:10 UTC (permalink / raw)
  To: Jacob Keller, Jeff Kirsher, David S . Miller, intel-wired-lan, netdev
  Cc: kernel-janitors, linux-kernel

From: Colin Ian King <colin.king@canonical.com>

The u32 variable rem is being shifted using u32 arithmetic however
it is being passed to div_u64 that expects the expression to be a u64.
The 32 bit shift may potentially overflow, so cast rem to a u64 before
shifting to avoid this.

Addresses-Coverity: ("Unintentional integer overflow")
Fixes: cd4583206990 ("ixgbe: implement support for SDP/PPS output on X550 hardware")
Fixes: 68d9676fc04e ("ixgbe: fix PTP SDP pin setup on X540 hardware")
Signed-off-by: Colin Ian King <colin.king@canonical.com>
---
 drivers/net/ethernet/intel/ixgbe/ixgbe_ptp.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/net/ethernet/intel/ixgbe/ixgbe_ptp.c b/drivers/net/ethernet/intel/ixgbe/ixgbe_ptp.c
index 2c4d327fcc2e..ff229d0e9146 100644
--- a/drivers/net/ethernet/intel/ixgbe/ixgbe_ptp.c
+++ b/drivers/net/ethernet/intel/ixgbe/ixgbe_ptp.c
@@ -209,7 +209,7 @@ static void ixgbe_ptp_setup_sdp_X540(struct ixgbe_adapter *adapter)
 	 * assumes that the cycle counter shift is small enough to avoid
 	 * overflowing when shifting the remainder.
 	 */
-	clock_edge += div_u64((rem << cc->shift), cc->mult);
+	clock_edge += div_u64(((u64)rem << cc->shift), cc->mult);
 	trgttiml = (u32)clock_edge;
 	trgttimh = (u32)(clock_edge >> 32);
 
@@ -295,7 +295,7 @@ static void ixgbe_ptp_setup_sdp_X550(struct ixgbe_adapter *adapter)
 	 * assumes that the cycle counter shift is small enough to avoid
 	 * overflowing when shifting the remainder.
 	 */
-	clock_edge += div_u64((rem << cc->shift), cc->mult);
+	clock_edge += div_u64(((u64)rem << cc->shift), cc->mult);
 
 	/* X550 hardware stores the time in 32bits of 'billions of cycles' and
 	 * 32bits of 'cycles'. There's no guarantee that cycles represents
-- 
2.20.1

^ permalink raw reply related	[flat|nested] 4+ messages in thread

* RE: [PATCH][next] ixgbe: fix potential u32 overflow on shift
  2019-06-06 13:10 [PATCH][next] ixgbe: fix potential u32 overflow on shift Colin King
@ 2019-06-06 20:33 ` Keller, Jacob E
  2019-06-07 17:44 ` Keller, Jacob E
  2019-06-13 21:17 ` [Intel-wired-lan] " Bowers, AndrewX
  2 siblings, 0 replies; 4+ messages in thread
From: Keller, Jacob E @ 2019-06-06 20:33 UTC (permalink / raw)
  To: Colin King, Kirsher, Jeffrey T, David S . Miller,
	intel-wired-lan, netdev
  Cc: kernel-janitors, linux-kernel

PiAtLS0tLU9yaWdpbmFsIE1lc3NhZ2UtLS0tLQ0KPiBGcm9tOiBDb2xpbiBLaW5nIFttYWlsdG86
Y29saW4ua2luZ0BjYW5vbmljYWwuY29tXQ0KPiBTZW50OiBUaHVyc2RheSwgSnVuZSAwNiwgMjAx
OSA2OjExIEFNDQo+IFRvOiBLZWxsZXIsIEphY29iIEUgPGphY29iLmUua2VsbGVyQGludGVsLmNv
bT47IEtpcnNoZXIsIEplZmZyZXkgVA0KPiA8amVmZnJleS50LmtpcnNoZXJAaW50ZWwuY29tPjsg
RGF2aWQgUyAuIE1pbGxlciA8ZGF2ZW1AZGF2ZW1sb2Z0Lm5ldD47IGludGVsLXdpcmVkLQ0KPiBs
YW5AbGlzdHMub3N1b3NsLm9yZzsgbmV0ZGV2QHZnZXIua2VybmVsLm9yZw0KPiBDYzoga2VybmVs
LWphbml0b3JzQHZnZXIua2VybmVsLm9yZzsgbGludXgta2VybmVsQHZnZXIua2VybmVsLm9yZw0K
PiBTdWJqZWN0OiBbUEFUQ0hdW25leHRdIGl4Z2JlOiBmaXggcG90ZW50aWFsIHUzMiBvdmVyZmxv
dyBvbiBzaGlmdA0KPiANCj4gRnJvbTogQ29saW4gSWFuIEtpbmcgPGNvbGluLmtpbmdAY2Fub25p
Y2FsLmNvbT4NCj4gDQo+IFRoZSB1MzIgdmFyaWFibGUgcmVtIGlzIGJlaW5nIHNoaWZ0ZWQgdXNp
bmcgdTMyIGFyaXRobWV0aWMgaG93ZXZlcg0KPiBpdCBpcyBiZWluZyBwYXNzZWQgdG8gZGl2X3U2
NCB0aGF0IGV4cGVjdHMgdGhlIGV4cHJlc3Npb24gdG8gYmUgYSB1NjQuDQo+IFRoZSAzMiBiaXQg
c2hpZnQgbWF5IHBvdGVudGlhbGx5IG92ZXJmbG93LCBzbyBjYXN0IHJlbSB0byBhIHU2NCBiZWZv
cmUNCj4gc2hpZnRpbmcgdG8gYXZvaWQgdGhpcy4NCj4gDQoNCkFoLCB5ZXAuIFRoYW5rcyBmb3Ig
dGhlIGZpeCENCg0KPiBBZGRyZXNzZXMtQ292ZXJpdHk6ICgiVW5pbnRlbnRpb25hbCBpbnRlZ2Vy
IG92ZXJmbG93IikNCj4gRml4ZXM6IGNkNDU4MzIwNjk5MCAoIml4Z2JlOiBpbXBsZW1lbnQgc3Vw
cG9ydCBmb3IgU0RQL1BQUyBvdXRwdXQgb24gWDU1MA0KPiBoYXJkd2FyZSIpDQo+IEZpeGVzOiA2
OGQ5Njc2ZmMwNGUgKCJpeGdiZTogZml4IFBUUCBTRFAgcGluIHNldHVwIG9uIFg1NDAgaGFyZHdh
cmUiKQ0KPiBTaWduZWQtb2ZmLWJ5OiBDb2xpbiBJYW4gS2luZyA8Y29saW4ua2luZ0BjYW5vbmlj
YWwuY29tPg0KPiAtLS0NCj4gIGRyaXZlcnMvbmV0L2V0aGVybmV0L2ludGVsL2l4Z2JlL2l4Z2Jl
X3B0cC5jIHwgNCArKy0tDQo+ICAxIGZpbGUgY2hhbmdlZCwgMiBpbnNlcnRpb25zKCspLCAyIGRl
bGV0aW9ucygtKQ0KPiANCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvbmV0L2V0aGVybmV0L2ludGVs
L2l4Z2JlL2l4Z2JlX3B0cC5jDQo+IGIvZHJpdmVycy9uZXQvZXRoZXJuZXQvaW50ZWwvaXhnYmUv
aXhnYmVfcHRwLmMNCj4gaW5kZXggMmM0ZDMyN2ZjYzJlLi5mZjIyOWQwZTkxNDYgMTAwNjQ0DQo+
IC0tLSBhL2RyaXZlcnMvbmV0L2V0aGVybmV0L2ludGVsL2l4Z2JlL2l4Z2JlX3B0cC5jDQo+ICsr
KyBiL2RyaXZlcnMvbmV0L2V0aGVybmV0L2ludGVsL2l4Z2JlL2l4Z2JlX3B0cC5jDQo+IEBAIC0y
MDksNyArMjA5LDcgQEAgc3RhdGljIHZvaWQgaXhnYmVfcHRwX3NldHVwX3NkcF9YNTQwKHN0cnVj
dCBpeGdiZV9hZGFwdGVyDQo+ICphZGFwdGVyKQ0KPiAgCSAqIGFzc3VtZXMgdGhhdCB0aGUgY3lj
bGUgY291bnRlciBzaGlmdCBpcyBzbWFsbCBlbm91Z2ggdG8gYXZvaWQNCj4gIAkgKiBvdmVyZmxv
d2luZyB3aGVuIHNoaWZ0aW5nIHRoZSByZW1haW5kZXIuDQo+ICAJICovDQo+IC0JY2xvY2tfZWRn
ZSArPSBkaXZfdTY0KChyZW0gPDwgY2MtPnNoaWZ0KSwgY2MtPm11bHQpOw0KPiArCWNsb2NrX2Vk
Z2UgKz0gZGl2X3U2NCgoKHU2NClyZW0gPDwgY2MtPnNoaWZ0KSwgY2MtPm11bHQpOw0KPiAgCXRy
Z3R0aW1sID0gKHUzMiljbG9ja19lZGdlOw0KPiAgCXRyZ3R0aW1oID0gKHUzMikoY2xvY2tfZWRn
ZSA+PiAzMik7DQo+IA0KDQpUaGlzIG1ha2VzIHNlbnNlIHRvIG1lLg0KDQpSZWdhcmRzLA0KSmFr
ZQ0KDQo+IEBAIC0yOTUsNyArMjk1LDcgQEAgc3RhdGljIHZvaWQgaXhnYmVfcHRwX3NldHVwX3Nk
cF9YNTUwKHN0cnVjdCBpeGdiZV9hZGFwdGVyDQo+ICphZGFwdGVyKQ0KPiAgCSAqIGFzc3VtZXMg
dGhhdCB0aGUgY3ljbGUgY291bnRlciBzaGlmdCBpcyBzbWFsbCBlbm91Z2ggdG8gYXZvaWQNCj4g
IAkgKiBvdmVyZmxvd2luZyB3aGVuIHNoaWZ0aW5nIHRoZSByZW1haW5kZXIuDQo+ICAJICovDQo+
IC0JY2xvY2tfZWRnZSArPSBkaXZfdTY0KChyZW0gPDwgY2MtPnNoaWZ0KSwgY2MtPm11bHQpOw0K
PiArCWNsb2NrX2VkZ2UgKz0gZGl2X3U2NCgoKHU2NClyZW0gPDwgY2MtPnNoaWZ0KSwgY2MtPm11
bHQpOw0KPiANCj4gIAkvKiBYNTUwIGhhcmR3YXJlIHN0b3JlcyB0aGUgdGltZSBpbiAzMmJpdHMg
b2YgJ2JpbGxpb25zIG9mIGN5Y2xlcycgYW5kDQo+ICAJICogMzJiaXRzIG9mICdjeWNsZXMnLiBU
aGVyZSdzIG5vIGd1YXJhbnRlZSB0aGF0IGN5Y2xlcyByZXByZXNlbnRzDQo+IC0tDQo+IDIuMjAu
MQ0KDQo

^ permalink raw reply	[flat|nested] 4+ messages in thread

* RE: [PATCH][next] ixgbe: fix potential u32 overflow on shift
  2019-06-06 13:10 [PATCH][next] ixgbe: fix potential u32 overflow on shift Colin King
  2019-06-06 20:33 ` Keller, Jacob E
@ 2019-06-07 17:44 ` Keller, Jacob E
  2019-06-13 21:17 ` [Intel-wired-lan] " Bowers, AndrewX
  2 siblings, 0 replies; 4+ messages in thread
From: Keller, Jacob E @ 2019-06-07 17:44 UTC (permalink / raw)
  To: Colin King, Kirsher, Jeffrey T, David S . Miller,
	intel-wired-lan, netdev
  Cc: kernel-janitors, linux-kernel

PiAtLS0tLU9yaWdpbmFsIE1lc3NhZ2UtLS0tLQ0KPiBGcm9tOiBDb2xpbiBLaW5nIFttYWlsdG86
Y29saW4ua2luZ0BjYW5vbmljYWwuY29tXQ0KPiBTZW50OiBUaHVyc2RheSwgSnVuZSAwNiwgMjAx
OSA2OjExIEFNDQo+IFRvOiBLZWxsZXIsIEphY29iIEUgPGphY29iLmUua2VsbGVyQGludGVsLmNv
bT47IEtpcnNoZXIsIEplZmZyZXkgVA0KPiA8amVmZnJleS50LmtpcnNoZXJAaW50ZWwuY29tPjsg
RGF2aWQgUyAuIE1pbGxlciA8ZGF2ZW1AZGF2ZW1sb2Z0Lm5ldD47IGludGVsLXdpcmVkLQ0KPiBs
YW5AbGlzdHMub3N1b3NsLm9yZzsgbmV0ZGV2QHZnZXIua2VybmVsLm9yZw0KPiBDYzoga2VybmVs
LWphbml0b3JzQHZnZXIua2VybmVsLm9yZzsgbGludXgta2VybmVsQHZnZXIua2VybmVsLm9yZw0K
PiBTdWJqZWN0OiBbUEFUQ0hdW25leHRdIGl4Z2JlOiBmaXggcG90ZW50aWFsIHUzMiBvdmVyZmxv
dyBvbiBzaGlmdA0KPiANCj4gRnJvbTogQ29saW4gSWFuIEtpbmcgPGNvbGluLmtpbmdAY2Fub25p
Y2FsLmNvbT4NCj4gDQo+IFRoZSB1MzIgdmFyaWFibGUgcmVtIGlzIGJlaW5nIHNoaWZ0ZWQgdXNp
bmcgdTMyIGFyaXRobWV0aWMgaG93ZXZlcg0KPiBpdCBpcyBiZWluZyBwYXNzZWQgdG8gZGl2X3U2
NCB0aGF0IGV4cGVjdHMgdGhlIGV4cHJlc3Npb24gdG8gYmUgYSB1NjQuDQo+IFRoZSAzMiBiaXQg
c2hpZnQgbWF5IHBvdGVudGlhbGx5IG92ZXJmbG93LCBzbyBjYXN0IHJlbSB0byBhIHU2NCBiZWZv
cmUNCj4gc2hpZnRpbmcgdG8gYXZvaWQgdGhpcy4NCj4gDQo+IEFkZHJlc3Nlcy1Db3Zlcml0eTog
KCJVbmludGVudGlvbmFsIGludGVnZXIgb3ZlcmZsb3ciKQ0KPiBGaXhlczogY2Q0NTgzMjA2OTkw
ICgiaXhnYmU6IGltcGxlbWVudCBzdXBwb3J0IGZvciBTRFAvUFBTIG91dHB1dCBvbiBYNTUwDQo+
IGhhcmR3YXJlIikNCj4gRml4ZXM6IDY4ZDk2NzZmYzA0ZSAoIml4Z2JlOiBmaXggUFRQIFNEUCBw
aW4gc2V0dXAgb24gWDU0MCBoYXJkd2FyZSIpDQo+IFNpZ25lZC1vZmYtYnk6IENvbGluIElhbiBL
aW5nIDxjb2xpbi5raW5nQGNhbm9uaWNhbC5jb20+DQo+IC0tLQ0KPiAgZHJpdmVycy9uZXQvZXRo
ZXJuZXQvaW50ZWwvaXhnYmUvaXhnYmVfcHRwLmMgfCA0ICsrLS0NCj4gIDEgZmlsZSBjaGFuZ2Vk
LCAyIGluc2VydGlvbnMoKyksIDIgZGVsZXRpb25zKC0pDQo+IA0KPiBkaWZmIC0tZ2l0IGEvZHJp
dmVycy9uZXQvZXRoZXJuZXQvaW50ZWwvaXhnYmUvaXhnYmVfcHRwLmMNCj4gYi9kcml2ZXJzL25l
dC9ldGhlcm5ldC9pbnRlbC9peGdiZS9peGdiZV9wdHAuYw0KPiBpbmRleCAyYzRkMzI3ZmNjMmUu
LmZmMjI5ZDBlOTE0NiAxMDA2NDQNCj4gLS0tIGEvZHJpdmVycy9uZXQvZXRoZXJuZXQvaW50ZWwv
aXhnYmUvaXhnYmVfcHRwLmMNCj4gKysrIGIvZHJpdmVycy9uZXQvZXRoZXJuZXQvaW50ZWwvaXhn
YmUvaXhnYmVfcHRwLmMNCj4gQEAgLTIwOSw3ICsyMDksNyBAQCBzdGF0aWMgdm9pZCBpeGdiZV9w
dHBfc2V0dXBfc2RwX1g1NDAoc3RydWN0IGl4Z2JlX2FkYXB0ZXINCj4gKmFkYXB0ZXIpDQo+ICAJ
ICogYXNzdW1lcyB0aGF0IHRoZSBjeWNsZSBjb3VudGVyIHNoaWZ0IGlzIHNtYWxsIGVub3VnaCB0
byBhdm9pZA0KPiAgCSAqIG92ZXJmbG93aW5nIHdoZW4gc2hpZnRpbmcgdGhlIHJlbWFpbmRlci4N
Cj4gIAkgKi8NCg0KV2l0aCB0aGlzIGNoYW5nZSwgdGhlIGNvbW1lbnQgYWJvdmUgdGhlIGRpdl91
NjQgZG9lc24ndCBtYWtlIG11Y2ggc2Vuc2UuIEkgd291bGQgYWxzbyBkcm9wIHRoZSBwYXJ0IGFi
b3V0IHRoZSBhc3N1bWluZyBpdCB3b24ndCBvdmVyZmxvdyB0aGUgcmVtYWluZGVyLg0KDQo+IC0J
Y2xvY2tfZWRnZSArPSBkaXZfdTY0KChyZW0gPDwgY2MtPnNoaWZ0KSwgY2MtPm11bHQpOw0KPiAr
CWNsb2NrX2VkZ2UgKz0gZGl2X3U2NCgoKHU2NClyZW0gPDwgY2MtPnNoaWZ0KSwgY2MtPm11bHQp
Ow0KPiAgCXRyZ3R0aW1sID0gKHUzMiljbG9ja19lZGdlOw0KPiAgCXRyZ3R0aW1oID0gKHUzMiko
Y2xvY2tfZWRnZSA+PiAzMik7DQo+IA0KPiBAQCAtMjk1LDcgKzI5NSw3IEBAIHN0YXRpYyB2b2lk
IGl4Z2JlX3B0cF9zZXR1cF9zZHBfWDU1MChzdHJ1Y3QgaXhnYmVfYWRhcHRlcg0KPiAqYWRhcHRl
cikNCj4gIAkgKiBhc3N1bWVzIHRoYXQgdGhlIGN5Y2xlIGNvdW50ZXIgc2hpZnQgaXMgc21hbGwg
ZW5vdWdoIHRvIGF2b2lkDQo+ICAJICogb3ZlcmZsb3dpbmcgd2hlbiBzaGlmdGluZyB0aGUgcmVt
YWluZGVyLg0KPiAgCSAqLw0KDQpTYW1lIGhlcmUuDQoNClRoYW5rcywNCkpha2UNCg0KPiAtCWNs
b2NrX2VkZ2UgKz0gZGl2X3U2NCgocmVtIDw8IGNjLT5zaGlmdCksIGNjLT5tdWx0KTsNCj4gKwlj
bG9ja19lZGdlICs9IGRpdl91NjQoKCh1NjQpcmVtIDw8IGNjLT5zaGlmdCksIGNjLT5tdWx0KTsN
Cj4gDQo+ICAJLyogWDU1MCBoYXJkd2FyZSBzdG9yZXMgdGhlIHRpbWUgaW4gMzJiaXRzIG9mICdi
aWxsaW9ucyBvZiBjeWNsZXMnIGFuZA0KPiAgCSAqIDMyYml0cyBvZiAnY3ljbGVzJy4gVGhlcmUn
cyBubyBndWFyYW50ZWUgdGhhdCBjeWNsZXMgcmVwcmVzZW50cw0KPiAtLQ0KPiAyLjIwLjENCg0K

^ permalink raw reply	[flat|nested] 4+ messages in thread

* RE: [Intel-wired-lan] [PATCH][next] ixgbe: fix potential u32 overflow on shift
  2019-06-06 13:10 [PATCH][next] ixgbe: fix potential u32 overflow on shift Colin King
  2019-06-06 20:33 ` Keller, Jacob E
  2019-06-07 17:44 ` Keller, Jacob E
@ 2019-06-13 21:17 ` Bowers, AndrewX
  2 siblings, 0 replies; 4+ messages in thread
From: Bowers, AndrewX @ 2019-06-13 21:17 UTC (permalink / raw)
  To: intel-wired-lan, netdev; +Cc: kernel-janitors, linux-kernel

> -----Original Message-----
> From: Intel-wired-lan [mailto:intel-wired-lan-bounces@osuosl.org] On
> Behalf Of Colin King
> Sent: Thursday, June 6, 2019 6:11 AM
> To: Keller, Jacob E <jacob.e.keller@intel.com>; Kirsher, Jeffrey T
> <jeffrey.t.kirsher@intel.com>; David S . Miller <davem@davemloft.net>;
> intel-wired-lan@lists.osuosl.org; netdev@vger.kernel.org
> Cc: kernel-janitors@vger.kernel.org; linux-kernel@vger.kernel.org
> Subject: [Intel-wired-lan] [PATCH][next] ixgbe: fix potential u32 overflow on
> shift
> 
> From: Colin Ian King <colin.king@canonical.com>
> 
> The u32 variable rem is being shifted using u32 arithmetic however it is being
> passed to div_u64 that expects the expression to be a u64.
> The 32 bit shift may potentially overflow, so cast rem to a u64 before shifting
> to avoid this.
> 
> Addresses-Coverity: ("Unintentional integer overflow")
> Fixes: cd4583206990 ("ixgbe: implement support for SDP/PPS output on X550
> hardware")
> Fixes: 68d9676fc04e ("ixgbe: fix PTP SDP pin setup on X540 hardware")
> Signed-off-by: Colin Ian King <colin.king@canonical.com>
> ---
>  drivers/net/ethernet/intel/ixgbe/ixgbe_ptp.c | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)

Tested-by: Andrew Bowers <andrewx.bowers@intel.com>

^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2019-06-13 21:17 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-06-06 13:10 [PATCH][next] ixgbe: fix potential u32 overflow on shift Colin King
2019-06-06 20:33 ` Keller, Jacob E
2019-06-07 17:44 ` Keller, Jacob E
2019-06-13 21:17 ` [Intel-wired-lan] " Bowers, AndrewX

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).