* [PATCH] clk: sunxi: A31: Fix wrong AHB gate number
@ 2019-01-23 0:59 Andre Przywara
2019-01-23 10:32 ` Maxime Ripard
0 siblings, 1 reply; 2+ messages in thread
From: Andre Przywara @ 2019-01-23 0:59 UTC (permalink / raw)
To: Maxime Ripard
Cc: Stephen Boyd, Michael Turquette, linux-sunxi, Chen-Yu Tsai,
Jagan Teki, linux-clk, linux-arm-kernel
According to the manual the gate clock for MMC3 is at bit 11, and NAND1
is controlled by bit 12.
Fix the gate bit definitions in the clock driver.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
---
drivers/clk/sunxi-ng/ccu-sun6i-a31.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/clk/sunxi-ng/ccu-sun6i-a31.c b/drivers/clk/sunxi-ng/ccu-sun6i-a31.c
index 3b97f60540ad..609970c0b666 100644
--- a/drivers/clk/sunxi-ng/ccu-sun6i-a31.c
+++ b/drivers/clk/sunxi-ng/ccu-sun6i-a31.c
@@ -264,9 +264,9 @@ static SUNXI_CCU_GATE(ahb1_mmc1_clk, "ahb1-mmc1", "ahb1",
static SUNXI_CCU_GATE(ahb1_mmc2_clk, "ahb1-mmc2", "ahb1",
0x060, BIT(10), 0);
static SUNXI_CCU_GATE(ahb1_mmc3_clk, "ahb1-mmc3", "ahb1",
- 0x060, BIT(12), 0);
+ 0x060, BIT(11), 0);
static SUNXI_CCU_GATE(ahb1_nand1_clk, "ahb1-nand1", "ahb1",
- 0x060, BIT(13), 0);
+ 0x060, BIT(12), 0);
static SUNXI_CCU_GATE(ahb1_nand0_clk, "ahb1-nand0", "ahb1",
0x060, BIT(13), 0);
static SUNXI_CCU_GATE(ahb1_sdram_clk, "ahb1-sdram", "ahb1",
--
2.14.5
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] clk: sunxi: A31: Fix wrong AHB gate number
2019-01-23 0:59 [PATCH] clk: sunxi: A31: Fix wrong AHB gate number Andre Przywara
@ 2019-01-23 10:32 ` Maxime Ripard
0 siblings, 0 replies; 2+ messages in thread
From: Maxime Ripard @ 2019-01-23 10:32 UTC (permalink / raw)
To: Andre Przywara
Cc: Stephen Boyd, Michael Turquette, linux-sunxi, Chen-Yu Tsai,
Jagan Teki, linux-clk, linux-arm-kernel
[-- Attachment #1.1: Type: text/plain, Size: 430 bytes --]
On Wed, Jan 23, 2019 at 12:59:11AM +0000, Andre Przywara wrote:
> According to the manual the gate clock for MMC3 is at bit 11, and NAND1
> is controlled by bit 12.
>
> Fix the gate bit definitions in the clock driver.
>
> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Added the fixes tag and applied, thanks!
Maxime
--
Maxime Ripard, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
[-- Attachment #2: Type: text/plain, Size: 176 bytes --]
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2019-01-23 10:32 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-01-23 0:59 [PATCH] clk: sunxi: A31: Fix wrong AHB gate number Andre Przywara
2019-01-23 10:32 ` Maxime Ripard
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).