[PATCH v3 0/4] clk: rockchip: add clock controller for rk3568

[PATCH v3 0/4] clk: rockchip: add clock controller for rk3568

[Elaine Zhang]

Add the clock tree definition for the new rk3568 SoC.

Change in V3:
[PATCH v3 1/4]: Fix some code styles.
[PATCH v3 2/4]: No change.
[PATCH v3 3/4]: No change.
[PATCH v3 4/4]: No change.

Change in V2:
[PATCH v2 1/4]: Convert rockchip,rk3568-cru.txt to YAML,
                And update commit message.
[PATCH v2 2/4]: No change.
[PATCH v2 3/4]: Use arrays to support more core independent div
settings.
[PATCH v2 4/4]: Adapter [PATCH v2 3/4] changes.

Elaine Zhang (4):
  dt-binding: clock: Document rockchip,rk3568-cru bindings
  clk: rockchip: add dt-binding header for rk3568
  clk: rockchip: support more core div setting
  clk: rockchip: add clock controller for rk3568

 .../bindings/clock/rockchip,rk3568-cru.yaml   |   60 +
 drivers/clk/rockchip/Kconfig                  |    7 +
 drivers/clk/rockchip/Makefile                 |    1 +
 drivers/clk/rockchip/clk-cpu.c                |   53 +-
 drivers/clk/rockchip/clk-px30.c               |    7 +-
 drivers/clk/rockchip/clk-rk3036.c             |    7 +-
 drivers/clk/rockchip/clk-rk3128.c             |    7 +-
 drivers/clk/rockchip/clk-rk3188.c             |    7 +-
 drivers/clk/rockchip/clk-rk3228.c             |    7 +-
 drivers/clk/rockchip/clk-rk3288.c             |    7 +-
 drivers/clk/rockchip/clk-rk3308.c             |    7 +-
 drivers/clk/rockchip/clk-rk3328.c             |    7 +-
 drivers/clk/rockchip/clk-rk3368.c             |   14 +-
 drivers/clk/rockchip/clk-rk3399.c             |   14 +-
 drivers/clk/rockchip/clk-rk3568.c             | 1726 +++++++++++++++++
 drivers/clk/rockchip/clk-rv1108.c             |    7 +-
 drivers/clk/rockchip/clk.h                    |   54 +-
 include/dt-bindings/clock/rk3568-cru.h        |  926 +++++++++
 18 files changed, 2843 insertions(+), 75 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml
 create mode 100644 drivers/clk/rockchip/clk-rk3568.c
 create mode 100644 include/dt-bindings/clock/rk3568-cru.h

-- 
2.17.1




_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

[PATCH v3 1/4] dt-binding: clock: Document rockchip, rk3568-cru bindings

[Elaine Zhang]

Document the device tree bindings of the rockchip Rk3568 SoC
clock driver in Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml.

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 .../bindings/clock/rockchip,rk3568-cru.yaml   | 60 +++++++++++++++++++
 1 file changed, 60 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml

diff --git a/Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml b/Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml
new file mode 100644
index 000000000000..b2c26097827f
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml
@@ -0,0 +1,60 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/rockchip,rk3568-cru.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: ROCKCHIP rk3568 Family Clock Control Module Binding
+
+maintainers:
+  - Elaine Zhang <zhangqing@rock-chips.com>
+  - Heiko Stuebner <heiko@sntech.de>
+
+description: |
+  The RK3568 clock controller generates the clock and also implements a
+  reset controller for SoC peripherals.
+  (examples: provide SCLK_UART1\PCLK_UART1 and SRST_P_UART1\SRST_S_UART1 for UART module)
+  Each clock is assigned an identifier and client nodes can use this identifier
+  to specify the clock which they consume. All available clocks are defined as
+  preprocessor macros in the dt-bindings/clock/rk3568-cru.h headers and can be
+  used in device tree sources.
+
+properties:
+  compatible:
+    enum:
+      - rockchip,rk3568-cru
+      - rockchip,rk3568-pmucru
+
+  reg:
+    maxItems: 1
+
+  "#clock-cells":
+    const: 1
+
+  "#reset-cells":
+    const: 1
+
+required:
+  - compatible
+  - reg
+  - "#clock-cells"
+  - "#reset-cells"
+
+additionalProperties: false
+
+examples:
+  # Clock Control Module node:
+  - |
+    pmucru: clock-controller@fdd00000 {
+      compatible = "rockchip,rk3568-pmucru";
+      reg = <0xfdd00000 0x1000>;
+      #clock-cells = <1>;
+      #reset-cells = <1>;
+    };
+  - |
+    cru: clock-controller@fdd20000 {
+      compatible = "rockchip,rk3568-cru";
+      reg = <0xfdd20000 0x1000>;
+      #clock-cells = <1>;
+      #reset-cells = <1>;
+    };
-- 
2.17.1




_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

Re: [PATCH v3 1/4] dt-binding: clock: Document rockchip,rk3568-cru bindings

[Kever Yang]

On 2021/3/1 下午2:47, Elaine Zhang wrote:
> Document the device tree bindings of the rockchip Rk3568 SoC
> clock driver in Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml.
>
> Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>

Patch looks good to me.

Reviewed-by: Kever Yang <kever.yang@rock-chips.com 
<mailto:kever.yang@rock-chips.com>>

Thanks,
- Kever
> ---
>   .../bindings/clock/rockchip,rk3568-cru.yaml   | 60 +++++++++++++++++++
>   1 file changed, 60 insertions(+)
>   create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml
>
> diff --git a/Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml b/Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml
> new file mode 100644
> index 000000000000..b2c26097827f
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml
> @@ -0,0 +1,60 @@
> +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/clock/rockchip,rk3568-cru.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: ROCKCHIP rk3568 Family Clock Control Module Binding
> +
> +maintainers:
> +  - Elaine Zhang <zhangqing@rock-chips.com>
> +  - Heiko Stuebner <heiko@sntech.de>
> +
> +description: |
> +  The RK3568 clock controller generates the clock and also implements a
> +  reset controller for SoC peripherals.
> +  (examples: provide SCLK_UART1\PCLK_UART1 and SRST_P_UART1\SRST_S_UART1 for UART module)
> +  Each clock is assigned an identifier and client nodes can use this identifier
> +  to specify the clock which they consume. All available clocks are defined as
> +  preprocessor macros in the dt-bindings/clock/rk3568-cru.h headers and can be
> +  used in device tree sources.
> +
> +properties:
> +  compatible:
> +    enum:
> +      - rockchip,rk3568-cru
> +      - rockchip,rk3568-pmucru
> +
> +  reg:
> +    maxItems: 1
> +
> +  "#clock-cells":
> +    const: 1
> +
> +  "#reset-cells":
> +    const: 1
> +
> +required:
> +  - compatible
> +  - reg
> +  - "#clock-cells"
> +  - "#reset-cells"
> +
> +additionalProperties: false
> +
> +examples:
> +  # Clock Control Module node:
> +  - |
> +    pmucru: clock-controller@fdd00000 {
> +      compatible = "rockchip,rk3568-pmucru";
> +      reg = <0xfdd00000 0x1000>;
> +      #clock-cells = <1>;
> +      #reset-cells = <1>;
> +    };
> +  - |
> +    cru: clock-controller@fdd20000 {
> +      compatible = "rockchip,rk3568-cru";
> +      reg = <0xfdd20000 0x1000>;
> +      #clock-cells = <1>;
> +      #reset-cells = <1>;
> +    };



_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

Re: [PATCH v3 1/4] dt-binding: clock: Document rockchip, rk3568-cru bindings

[Rob Herring]

On Mon, 01 Mar 2021 14:47:46 +0800, Elaine Zhang wrote:
> Document the device tree bindings of the rockchip Rk3568 SoC
> clock driver in Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml.
> 
> Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
> ---
>  .../bindings/clock/rockchip,rk3568-cru.yaml   | 60 +++++++++++++++++++
>  1 file changed, 60 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/clock/rockchip,rk3568-cru.yaml
> 

Reviewed-by: Rob Herring <robh@kernel.org>

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

[PATCH v3 2/4] clk: rockchip: add dt-binding header for rk3568

[Elaine Zhang]

Add the dt-bindings header for the rk3568, that gets shared between
the clock controller and the clock references in the dts.
Add softreset ID for rk3568.

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 include/dt-bindings/clock/rk3568-cru.h | 926 +++++++++++++++++++++++++
 1 file changed, 926 insertions(+)
 create mode 100644 include/dt-bindings/clock/rk3568-cru.h

diff --git a/include/dt-bindings/clock/rk3568-cru.h b/include/dt-bindings/clock/rk3568-cru.h
new file mode 100644
index 000000000000..d29890865150
--- /dev/null
+++ b/include/dt-bindings/clock/rk3568-cru.h
@@ -0,0 +1,926 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright (c) 2021 Rockchip Electronics Co. Ltd.
+ * Author: Elaine Zhang <zhangqing@rock-chips.com>
+ */
+
+#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3568_H
+#define _DT_BINDINGS_CLK_ROCKCHIP_RK3568_H
+
+/* pmucru-clocks indices */
+
+/* pmucru plls */
+#define PLL_PPLL		1
+#define PLL_HPLL		2
+
+/* pmucru clocks */
+#define XIN_OSC0_DIV		4
+#define CLK_RTC_32K		5
+#define CLK_PMU			6
+#define CLK_I2C0		7
+#define CLK_RTC32K_FRAC		8
+#define CLK_UART0_DIV		9
+#define CLK_UART0_FRAC		10
+#define SCLK_UART0		11
+#define DBCLK_GPIO0		12
+#define CLK_PWM0		13
+#define CLK_CAPTURE_PWM0_NDFT	14
+#define CLK_PMUPVTM		15
+#define CLK_CORE_PMUPVTM	16
+#define CLK_REF24M		17
+#define XIN_OSC0_USBPHY0_G	18
+#define CLK_USBPHY0_REF		19
+#define XIN_OSC0_USBPHY1_G	20
+#define CLK_USBPHY1_REF		21
+#define XIN_OSC0_MIPIDSIPHY0_G	22
+#define CLK_MIPIDSIPHY0_REF	23
+#define XIN_OSC0_MIPIDSIPHY1_G	24
+#define CLK_MIPIDSIPHY1_REF	25
+#define CLK_WIFI_DIV		26
+#define CLK_WIFI_OSC0		27
+#define CLK_WIFI		28
+#define CLK_PCIEPHY0_DIV	29
+#define CLK_PCIEPHY0_OSC0	30
+#define CLK_PCIEPHY0_REF	31
+#define CLK_PCIEPHY1_DIV	32
+#define CLK_PCIEPHY1_OSC0	33
+#define CLK_PCIEPHY1_REF	34
+#define CLK_PCIEPHY2_DIV	35
+#define CLK_PCIEPHY2_OSC0	36
+#define CLK_PCIEPHY2_REF	37
+#define CLK_PCIE30PHY_REF_M	38
+#define CLK_PCIE30PHY_REF_N	39
+#define CLK_HDMI_REF		40
+#define XIN_OSC0_EDPPHY_G	41
+#define PCLK_PDPMU		42
+#define PCLK_PMU		43
+#define PCLK_UART0		44
+#define PCLK_I2C0		45
+#define PCLK_GPIO0		46
+#define PCLK_PMUPVTM		47
+#define PCLK_PWM0		48
+#define CLK_PDPMU		49
+#define SCLK_32K_IOE		50
+
+#define CLKPMU_NR_CLKS		(SCLK_32K_IOE + 1)
+
+/* cru-clocks indices */
+
+/* cru plls */
+#define PLL_APLL		1
+#define PLL_DPLL		2
+#define PLL_CPLL		3
+#define PLL_GPLL		4
+#define PLL_VPLL		5
+#define PLL_NPLL		6
+
+/* cru clocks */
+#define CPLL_333M		9
+#define ARMCLK			10
+#define USB480M			11
+#define ACLK_CORE_NIU2BUS	18
+#define CLK_CORE_PVTM		19
+#define CLK_CORE_PVTM_CORE	20
+#define CLK_CORE_PVTPLL		21
+#define CLK_GPU_SRC		22
+#define CLK_GPU_PRE_NDFT	23
+#define CLK_GPU_PRE_MUX		24
+#define ACLK_GPU_PRE		25
+#define PCLK_GPU_PRE		26
+#define CLK_GPU			27
+#define CLK_GPU_NP5		28
+#define PCLK_GPU_PVTM		29
+#define CLK_GPU_PVTM		30
+#define CLK_GPU_PVTM_CORE	31
+#define CLK_GPU_PVTPLL		32
+#define CLK_NPU_SRC		33
+#define CLK_NPU_PRE_NDFT	34
+#define CLK_NPU			35
+#define CLK_NPU_NP5		36
+#define HCLK_NPU_PRE		37
+#define PCLK_NPU_PRE		38
+#define ACLK_NPU_PRE		39
+#define ACLK_NPU		40
+#define HCLK_NPU		41
+#define PCLK_NPU_PVTM		42
+#define CLK_NPU_PVTM		43
+#define CLK_NPU_PVTM_CORE	44
+#define CLK_NPU_PVTPLL		45
+#define CLK_DDRPHY1X_SRC	46
+#define CLK_DDRPHY1X_HWFFC_SRC	47
+#define CLK_DDR1X		48
+#define CLK_MSCH		49
+#define CLK24_DDRMON		50
+#define ACLK_GIC_AUDIO		51
+#define HCLK_GIC_AUDIO		52
+#define HCLK_SDMMC_BUFFER	53
+#define DCLK_SDMMC_BUFFER	54
+#define ACLK_GIC600		55
+#define ACLK_SPINLOCK		56
+#define HCLK_I2S0_8CH		57
+#define HCLK_I2S1_8CH		58
+#define HCLK_I2S2_2CH		59
+#define HCLK_I2S3_2CH		60
+#define CLK_I2S0_8CH_TX_SRC	61
+#define CLK_I2S0_8CH_TX_FRAC	62
+#define MCLK_I2S0_8CH_TX	63
+#define I2S0_MCLKOUT_TX		64
+#define CLK_I2S0_8CH_RX_SRC	65
+#define CLK_I2S0_8CH_RX_FRAC	66
+#define MCLK_I2S0_8CH_RX	67
+#define I2S0_MCLKOUT_RX		68
+#define CLK_I2S1_8CH_TX_SRC	69
+#define CLK_I2S1_8CH_TX_FRAC	70
+#define MCLK_I2S1_8CH_TX	71
+#define I2S1_MCLKOUT_TX		72
+#define CLK_I2S1_8CH_RX_SRC	73
+#define CLK_I2S1_8CH_RX_FRAC	74
+#define MCLK_I2S1_8CH_RX	75
+#define I2S1_MCLKOUT_RX		76
+#define CLK_I2S2_2CH_SRC	77
+#define CLK_I2S2_2CH_FRAC	78
+#define MCLK_I2S2_2CH		79
+#define I2S2_MCLKOUT		80
+#define CLK_I2S3_2CH_TX_SRC	81
+#define CLK_I2S3_2CH_TX_FRAC	82
+#define MCLK_I2S3_2CH_TX	83
+#define I2S3_MCLKOUT_TX		84
+#define CLK_I2S3_2CH_RX_SRC	85
+#define CLK_I2S3_2CH_RX_FRAC	86
+#define MCLK_I2S3_2CH_RX	87
+#define I2S3_MCLKOUT_RX		88
+#define HCLK_PDM		89
+#define MCLK_PDM		90
+#define HCLK_VAD		91
+#define HCLK_SPDIF_8CH		92
+#define MCLK_SPDIF_8CH_SRC	93
+#define MCLK_SPDIF_8CH_FRAC	94
+#define MCLK_SPDIF_8CH		95
+#define HCLK_AUDPWM		96
+#define SCLK_AUDPWM_SRC		97
+#define SCLK_AUDPWM_FRAC	98
+#define SCLK_AUDPWM		99
+#define HCLK_ACDCDIG		100
+#define CLK_ACDCDIG_I2C		101
+#define CLK_ACDCDIG_DAC		102
+#define CLK_ACDCDIG_ADC		103
+#define ACLK_SECURE_FLASH	104
+#define HCLK_SECURE_FLASH	105
+#define ACLK_CRYPTO_NS		106
+#define HCLK_CRYPTO_NS		107
+#define CLK_CRYPTO_NS_CORE	108
+#define CLK_CRYPTO_NS_PKA	109
+#define CLK_CRYPTO_NS_RNG	110
+#define HCLK_TRNG_NS		111
+#define CLK_TRNG_NS		112
+#define PCLK_OTPC_NS		113
+#define CLK_OTPC_NS_SBPI	114
+#define CLK_OTPC_NS_USR		115
+#define HCLK_NANDC		116
+#define NCLK_NANDC		117
+#define HCLK_SFC		118
+#define HCLK_SFC_XIP		119
+#define SCLK_SFC		120
+#define ACLK_EMMC		121
+#define HCLK_EMMC		122
+#define BCLK_EMMC		123
+#define CCLK_EMMC		124
+#define TCLK_EMMC		125
+#define ACLK_PIPE		126
+#define PCLK_PIPE		127
+#define PCLK_PIPE_GRF		128
+#define ACLK_PCIE20_MST		129
+#define ACLK_PCIE20_SLV		130
+#define ACLK_PCIE20_DBI		131
+#define PCLK_PCIE20		132
+#define CLK_PCIE20_AUX_NDFT	133
+#define CLK_PCIE20_AUX_DFT	134
+#define CLK_PCIE20_PIPE_DFT	135
+#define ACLK_PCIE30X1_MST	136
+#define ACLK_PCIE30X1_SLV	137
+#define ACLK_PCIE30X1_DBI	138
+#define PCLK_PCIE30X1		139
+#define CLK_PCIE30X1_AUX_NDFT	140
+#define CLK_PCIE30X1_AUX_DFT	141
+#define CLK_PCIE30X1_PIPE_DFT	142
+#define ACLK_PCIE30X2_MST	143
+#define ACLK_PCIE30X2_SLV	144
+#define ACLK_PCIE30X2_DBI	145
+#define PCLK_PCIE30X2		146
+#define CLK_PCIE30X2_AUX_NDFT	147
+#define CLK_PCIE30X2_AUX_DFT	148
+#define CLK_PCIE30X2_PIPE_DFT	149
+#define ACLK_SATA0		150
+#define CLK_SATA0_PMALIVE	151
+#define CLK_SATA0_RXOOB		152
+#define CLK_SATA0_PIPE_NDFT	153
+#define CLK_SATA0_PIPE_DFT	154
+#define ACLK_SATA1		155
+#define CLK_SATA1_PMALIVE	156
+#define CLK_SATA1_RXOOB		157
+#define CLK_SATA1_PIPE_NDFT	158
+#define CLK_SATA1_PIPE_DFT	159
+#define ACLK_SATA2		160
+#define CLK_SATA2_PMALIVE	161
+#define CLK_SATA2_RXOOB		162
+#define CLK_SATA2_PIPE_NDFT	163
+#define CLK_SATA2_PIPE_DFT	164
+#define ACLK_USB3OTG0		165
+#define CLK_USB3OTG0_REF	166
+#define CLK_USB3OTG0_SUSPEND	167
+#define ACLK_USB3OTG1		168
+#define CLK_USB3OTG1_REF	169
+#define CLK_USB3OTG1_SUSPEND	170
+#define CLK_XPCS_EEE		171
+#define PCLK_XPCS		172
+#define ACLK_PHP		173
+#define HCLK_PHP		174
+#define PCLK_PHP		175
+#define HCLK_SDMMC0		176
+#define CLK_SDMMC0		177
+#define HCLK_SDMMC1		178
+#define CLK_SDMMC1		179
+#define ACLK_GMAC0		180
+#define PCLK_GMAC0		181
+#define CLK_MAC0_2TOP		182
+#define CLK_MAC0_OUT		183
+#define CLK_MAC0_REFOUT		184
+#define CLK_GMAC0_PTP_REF	185
+#define ACLK_USB		186
+#define HCLK_USB		187
+#define PCLK_USB		188
+#define HCLK_USB2HOST0		189
+#define HCLK_USB2HOST0_ARB	190
+#define HCLK_USB2HOST1		191
+#define HCLK_USB2HOST1_ARB	192
+#define HCLK_SDMMC2		193
+#define CLK_SDMMC2		194
+#define ACLK_GMAC1		195
+#define PCLK_GMAC1		196
+#define CLK_MAC1_2TOP		197
+#define CLK_MAC1_OUT		198
+#define CLK_MAC1_REFOUT		199
+#define CLK_GMAC1_PTP_REF	200
+#define ACLK_PERIMID		201
+#define HCLK_PERIMID		202
+#define ACLK_VI			203
+#define HCLK_VI			204
+#define PCLK_VI			205
+#define ACLK_VICAP		206
+#define HCLK_VICAP		207
+#define DCLK_VICAP		208
+#define ICLK_VICAP_G		209
+#define ACLK_ISP		210
+#define HCLK_ISP		211
+#define CLK_ISP			212
+#define PCLK_CSI2HOST1		213
+#define CLK_CIF_OUT		214
+#define CLK_CAM0_OUT		215
+#define CLK_CAM1_OUT		216
+#define ACLK_VO			217
+#define HCLK_VO			218
+#define PCLK_VO			219
+#define ACLK_VOP_PRE		220
+#define ACLK_VOP		221
+#define HCLK_VOP		222
+#define DCLK_VOP0		223
+#define DCLK_VOP1		224
+#define DCLK_VOP2		225
+#define CLK_VOP_PWM		226
+#define ACLK_HDCP		227
+#define HCLK_HDCP		228
+#define PCLK_HDCP		229
+#define PCLK_HDMI_HOST		230
+#define CLK_HDMI_SFR		231
+#define PCLK_DSITX_0		232
+#define PCLK_DSITX_1		233
+#define PCLK_EDP_CTRL		234
+#define CLK_EDP_200M		235
+#define ACLK_VPU_PRE		236
+#define HCLK_VPU_PRE		237
+#define ACLK_VPU		238
+#define HCLK_VPU		239
+#define ACLK_RGA_PRE		240
+#define HCLK_RGA_PRE		241
+#define PCLK_RGA_PRE		242
+#define ACLK_RGA		243
+#define HCLK_RGA		244
+#define CLK_RGA_CORE		245
+#define ACLK_IEP		246
+#define HCLK_IEP		247
+#define CLK_IEP_CORE		248
+#define HCLK_EBC		249
+#define DCLK_EBC		250
+#define ACLK_JDEC		251
+#define HCLK_JDEC		252
+#define ACLK_JENC		253
+#define HCLK_JENC		254
+#define PCLK_EINK		255
+#define HCLK_EINK		256
+#define ACLK_RKVENC_PRE		257
+#define HCLK_RKVENC_PRE		258
+#define ACLK_RKVENC		259
+#define HCLK_RKVENC		260
+#define CLK_RKVENC_CORE		261
+#define ACLK_RKVDEC_PRE		262
+#define HCLK_RKVDEC_PRE		263
+#define ACLK_RKVDEC		264
+#define HCLK_RKVDEC		265
+#define CLK_RKVDEC_CA		266
+#define CLK_RKVDEC_CORE		267
+#define CLK_RKVDEC_HEVC_CA	268
+#define ACLK_BUS		269
+#define PCLK_BUS		270
+#define PCLK_TSADC		271
+#define CLK_TSADC_TSEN		272
+#define CLK_TSADC		273
+#define PCLK_SARADC		274
+#define CLK_SARADC		275
+#define PCLK_SCR		276
+#define PCLK_WDT_NS		277
+#define TCLK_WDT_NS		278
+#define ACLK_DMAC0		279
+#define ACLK_DMAC1		280
+#define ACLK_MCU		281
+#define PCLK_INTMUX		282
+#define PCLK_MAILBOX		283
+#define PCLK_UART1		284
+#define CLK_UART1_SRC		285
+#define CLK_UART1_FRAC		286
+#define SCLK_UART1		287
+#define PCLK_UART2		288
+#define CLK_UART2_SRC		289
+#define CLK_UART2_FRAC		290
+#define SCLK_UART2		291
+#define PCLK_UART3		292
+#define CLK_UART3_SRC		293
+#define CLK_UART3_FRAC		294
+#define SCLK_UART3		295
+#define PCLK_UART4		296
+#define CLK_UART4_SRC		297
+#define CLK_UART4_FRAC		298
+#define SCLK_UART4		299
+#define PCLK_UART5		300
+#define CLK_UART5_SRC		301
+#define CLK_UART5_FRAC		302
+#define SCLK_UART5		303
+#define PCLK_UART6		304
+#define CLK_UART6_SRC		305
+#define CLK_UART6_FRAC		306
+#define SCLK_UART6		307
+#define PCLK_UART7		308
+#define CLK_UART7_SRC		309
+#define CLK_UART7_FRAC		310
+#define SCLK_UART7		311
+#define PCLK_UART8		312
+#define CLK_UART8_SRC		313
+#define CLK_UART8_FRAC		314
+#define SCLK_UART8		315
+#define PCLK_UART9		316
+#define CLK_UART9_SRC		317
+#define CLK_UART9_FRAC		318
+#define SCLK_UART9		319
+#define PCLK_CAN0		320
+#define CLK_CAN0		321
+#define PCLK_CAN1		322
+#define CLK_CAN1		323
+#define PCLK_CAN2		324
+#define CLK_CAN2		325
+#define CLK_I2C			326
+#define PCLK_I2C1		327
+#define CLK_I2C1		328
+#define PCLK_I2C2		329
+#define CLK_I2C2		330
+#define PCLK_I2C3		331
+#define CLK_I2C3		332
+#define PCLK_I2C4		333
+#define CLK_I2C4		334
+#define PCLK_I2C5		335
+#define CLK_I2C5		336
+#define PCLK_SPI0		337
+#define CLK_SPI0		338
+#define PCLK_SPI1		339
+#define CLK_SPI1		340
+#define PCLK_SPI2		341
+#define CLK_SPI2		342
+#define PCLK_SPI3		343
+#define CLK_SPI3		344
+#define PCLK_PWM1		345
+#define CLK_PWM1		346
+#define CLK_PWM1_CAPTURE	347
+#define PCLK_PWM2		348
+#define CLK_PWM2		349
+#define CLK_PWM2_CAPTURE	350
+#define PCLK_PWM3		351
+#define CLK_PWM3		352
+#define CLK_PWM3_CAPTURE	353
+#define DBCLK_GPIO		354
+#define PCLK_GPIO1		355
+#define DBCLK_GPIO1		356
+#define PCLK_GPIO2		357
+#define DBCLK_GPIO2		358
+#define PCLK_GPIO3		359
+#define DBCLK_GPIO3		360
+#define PCLK_GPIO4		361
+#define DBCLK_GPIO4		362
+#define OCC_SCAN_CLK_GPIO	363
+#define PCLK_TIMER		364
+#define CLK_TIMER0		365
+#define CLK_TIMER1		366
+#define CLK_TIMER2		367
+#define CLK_TIMER3		368
+#define CLK_TIMER4		369
+#define CLK_TIMER5		370
+#define ACLK_TOP_HIGH		371
+#define ACLK_TOP_LOW		372
+#define HCLK_TOP		373
+#define PCLK_TOP		374
+#define PCLK_PCIE30PHY		375
+#define CLK_OPTC_ARB		376
+#define PCLK_MIPICSIPHY		377
+#define PCLK_MIPIDSIPHY0	378
+#define PCLK_MIPIDSIPHY1	379
+#define PCLK_PIPEPHY0		380
+#define PCLK_PIPEPHY1		381
+#define PCLK_PIPEPHY2		382
+#define PCLK_CPU_BOOST		383
+#define CLK_CPU_BOOST		384
+#define PCLK_OTPPHY		385
+#define SCLK_GMAC0		386
+#define SCLK_GMAC0_RGMII_SPEED	387
+#define SCLK_GMAC0_RMII_SPEED	388
+#define SCLK_GMAC0_RX_TX	389
+#define SCLK_GMAC1		390
+#define SCLK_GMAC1_RGMII_SPEED	391
+#define SCLK_GMAC1_RMII_SPEED	392
+#define SCLK_GMAC1_RX_TX	393
+#define SCLK_SDMMC0_DRV		394
+#define SCLK_SDMMC0_SAMPLE	395
+#define SCLK_SDMMC1_DRV		396
+#define SCLK_SDMMC1_SAMPLE	397
+#define SCLK_SDMMC2_DRV		398
+#define SCLK_SDMMC2_SAMPLE	399
+#define SCLK_EMMC_DRV		400
+#define SCLK_EMMC_SAMPLE	401
+#define PCLK_EDPPHY_GRF		402
+#define CLK_HDMI_CEC            403
+#define CLK_I2S0_8CH_TX		404
+#define CLK_I2S0_8CH_RX		405
+#define CLK_I2S1_8CH_TX		406
+#define CLK_I2S1_8CH_RX		407
+#define CLK_I2S2_2CH		408
+#define CLK_I2S3_2CH_TX		409
+#define CLK_I2S3_2CH_RX		410
+#define CPLL_500M		411
+#define CPLL_250M		412
+#define CPLL_125M		413
+#define CPLL_62P5M		414
+#define CPLL_50M		415
+#define CPLL_25M		416
+#define CPLL_100M		417
+#define SCLK_DDRCLK		418
+
+#define PCLK_CORE_PVTM		450
+
+#define CLK_NR_CLKS		(PCLK_CORE_PVTM + 1)
+
+/* pmu soft-reset indices */
+/* pmucru_softrst_con0 */
+#define SRST_P_PDPMU_NIU	0
+#define SRST_P_PMUCRU		1
+#define SRST_P_PMUGRF		2
+#define SRST_P_I2C0		3
+#define SRST_I2C0		4
+#define SRST_P_UART0		5
+#define SRST_S_UART0		6
+#define SRST_P_PWM0		7
+#define SRST_PWM0		8
+#define SRST_P_GPIO0		9
+#define SRST_GPIO0		10
+#define SRST_P_PMUPVTM		11
+#define SRST_PMUPVTM		12
+
+/* soft-reset indices */
+
+/* cru_softrst_con0 */
+#define SRST_NCORERESET0	0
+#define SRST_NCORERESET1	1
+#define SRST_NCORERESET2	2
+#define SRST_NCORERESET3	3
+#define SRST_NCPUPORESET0	4
+#define SRST_NCPUPORESET1	5
+#define SRST_NCPUPORESET2	6
+#define SRST_NCPUPORESET3	7
+#define SRST_NSRESET		8
+#define SRST_NSPORESET		9
+#define SRST_NATRESET		10
+#define SRST_NGICRESET		11
+#define SRST_NPRESET		12
+#define SRST_NPERIPHRESET	13
+
+/* cru_softrst_con1 */
+#define SRST_A_CORE_NIU2DDR	16
+#define SRST_A_CORE_NIU2BUS	17
+#define SRST_P_DBG_NIU		18
+#define SRST_P_DBG		19
+#define SRST_P_DBG_DAPLITE	20
+#define SRST_DAP		21
+#define SRST_A_ADB400_CORE2GIC	22
+#define SRST_A_ADB400_GIC2CORE	23
+#define SRST_P_CORE_GRF		24
+#define SRST_P_CORE_PVTM	25
+#define SRST_CORE_PVTM		26
+#define SRST_CORE_PVTPLL	27
+
+/* cru_softrst_con2 */
+#define SRST_GPU		32
+#define SRST_A_GPU_NIU		33
+#define SRST_P_GPU_NIU		34
+#define SRST_P_GPU_PVTM		35
+#define SRST_GPU_PVTM		36
+#define SRST_GPU_PVTPLL		37
+#define SRST_A_NPU_NIU		40
+#define SRST_H_NPU_NIU		41
+#define SRST_P_NPU_NIU		42
+#define SRST_A_NPU		43
+#define SRST_H_NPU		44
+#define SRST_P_NPU_PVTM		45
+#define SRST_NPU_PVTM		46
+#define SRST_NPU_PVTPLL		47
+
+/* cru_softrst_con3 */
+#define SRST_A_MSCH		51
+#define SRST_HWFFC_CTRL		52
+#define SRST_DDR_ALWAYSON	53
+#define SRST_A_DDRSPLIT		54
+#define SRST_DDRDFI_CTL		55
+#define SRST_A_DMA2DDR		57
+
+/* cru_softrst_con4 */
+#define SRST_A_PERIMID_NIU	64
+#define SRST_H_PERIMID_NIU	65
+#define SRST_A_GIC_AUDIO_NIU	66
+#define SRST_H_GIC_AUDIO_NIU	67
+#define SRST_A_GIC600		68
+#define SRST_A_GIC600_DEBUG	69
+#define SRST_A_GICADB_CORE2GIC	70
+#define SRST_A_GICADB_GIC2CORE	71
+#define SRST_A_SPINLOCK		72
+#define SRST_H_SDMMC_BUFFER	73
+#define SRST_D_SDMMC_BUFFER	74
+#define SRST_H_I2S0_8CH		75
+#define SRST_H_I2S1_8CH		76
+#define SRST_H_I2S2_2CH		77
+#define SRST_H_I2S3_2CH		78
+
+/* cru_softrst_con5 */
+#define SRST_M_I2S0_8CH_TX	80
+#define SRST_M_I2S0_8CH_RX	81
+#define SRST_M_I2S1_8CH_TX	82
+#define SRST_M_I2S1_8CH_RX	83
+#define SRST_M_I2S2_2CH		84
+#define SRST_M_I2S3_2CH_TX	85
+#define SRST_M_I2S3_2CH_RX	86
+#define SRST_H_PDM		87
+#define SRST_M_PDM		88
+#define SRST_H_VAD		89
+#define SRST_H_SPDIF_8CH	90
+#define SRST_M_SPDIF_8CH	91
+#define SRST_H_AUDPWM		92
+#define SRST_S_AUDPWM		93
+#define SRST_H_ACDCDIG		94
+#define SRST_ACDCDIG		95
+
+/* cru_softrst_con6 */
+#define SRST_A_SECURE_FLASH_NIU	96
+#define SRST_H_SECURE_FLASH_NIU	97
+#define SRST_A_CRYPTO_NS	103
+#define SRST_H_CRYPTO_NS	104
+#define SRST_CRYPTO_NS_CORE	105
+#define SRST_CRYPTO_NS_PKA	106
+#define SRST_CRYPTO_NS_RNG	107
+#define SRST_H_TRNG_NS		108
+#define SRST_TRNG_NS		109
+
+/* cru_softrst_con7 */
+#define SRST_H_NANDC		112
+#define SRST_N_NANDC		113
+#define SRST_H_SFC		114
+#define SRST_H_SFC_XIP		115
+#define SRST_S_SFC		116
+#define SRST_A_EMMC		117
+#define SRST_H_EMMC		118
+#define SRST_B_EMMC		119
+#define SRST_C_EMMC		120
+#define SRST_T_EMMC		121
+
+/* cru_softrst_con8 */
+#define SRST_A_PIPE_NIU		128
+#define SRST_P_PIPE_NIU		130
+#define SRST_P_PIPE_GRF		133
+#define SRST_A_SATA0		134
+#define SRST_SATA0_PIPE		135
+#define SRST_SATA0_PMALIVE	136
+#define SRST_SATA0_RXOOB	137
+#define SRST_A_SATA1		138
+#define SRST_SATA1_PIPE		139
+#define SRST_SATA1_PMALIVE	140
+#define SRST_SATA1_RXOOB	141
+
+/* cru_softrst_con9 */
+#define SRST_A_SATA2		144
+#define SRST_SATA2_PIPE		145
+#define SRST_SATA2_PMALIVE	146
+#define SRST_SATA2_RXOOB	147
+#define SRST_USB3OTG0		148
+#define SRST_USB3OTG1		149
+#define SRST_XPCS		150
+#define SRST_XPCS_TX_DIV10	151
+#define SRST_XPCS_RX_DIV10	152
+#define SRST_XPCS_XGXS_RX	153
+
+/* cru_softrst_con10 */
+#define SRST_P_PCIE20		160
+#define SRST_PCIE20_POWERUP	161
+#define SRST_MSTR_ARESET_PCIE20	162
+#define SRST_SLV_ARESET_PCIE20	163
+#define SRST_DBI_ARESET_PCIE20	164
+#define SRST_BRESET_PCIE20	165
+#define SRST_PERST_PCIE20	166
+#define SRST_CORE_RST_PCIE20	167
+#define SRST_NSTICKY_RST_PCIE20	168
+#define SRST_STICKY_RST_PCIE20	169
+#define SRST_PWR_RST_PCIE20	170
+
+/* cru_softrst_con11 */
+#define SRST_P_PCIE30X1		176
+#define SRST_PCIE30X1_POWERUP	177
+#define SRST_M_ARESET_PCIE30X1	178
+#define SRST_S_ARESET_PCIE30X1	179
+#define SRST_D_ARESET_PCIE30X1	180
+#define SRST_BRESET_PCIE30X1	181
+#define SRST_PERST_PCIE30X1	182
+#define SRST_CORE_RST_PCIE30X1	183
+#define SRST_NSTC_RST_PCIE30X1	184
+#define SRST_STC_RST_PCIE30X1	185
+#define SRST_PWR_RST_PCIE30X1	186
+
+/* cru_softrst_con12 */
+#define SRST_P_PCIE30X2		192
+#define SRST_PCIE30X2_POWERUP	193
+#define SRST_M_ARESET_PCIE30X2	194
+#define SRST_S_ARESET_PCIE30X2	195
+#define SRST_D_ARESET_PCIE30X2	196
+#define SRST_BRESET_PCIE30X2	197
+#define SRST_PERST_PCIE30X2	198
+#define SRST_CORE_RST_PCIE30X2	199
+#define SRST_NSTC_RST_PCIE30X2	200
+#define SRST_STC_RST_PCIE30X2	201
+#define SRST_PWR_RST_PCIE30X2	202
+
+/* cru_softrst_con13 */
+#define SRST_A_PHP_NIU		208
+#define SRST_H_PHP_NIU		209
+#define SRST_P_PHP_NIU		210
+#define SRST_H_SDMMC0		211
+#define SRST_SDMMC0		212
+#define SRST_H_SDMMC1		213
+#define SRST_SDMMC1		214
+#define SRST_A_GMAC0		215
+#define SRST_GMAC0_TIMESTAMP	216
+
+/* cru_softrst_con14 */
+#define SRST_A_USB_NIU		224
+#define SRST_H_USB_NIU		225
+#define SRST_P_USB_NIU		226
+#define SRST_P_USB_GRF		227
+#define SRST_H_USB2HOST0	228
+#define SRST_H_USB2HOST0_ARB	229
+#define SRST_USB2HOST0_UTMI	230
+#define SRST_H_USB2HOST1	231
+#define SRST_H_USB2HOST1_ARB	232
+#define SRST_USB2HOST1_UTMI	233
+#define SRST_H_SDMMC2		234
+#define SRST_SDMMC2		235
+#define SRST_A_GMAC1		236
+#define SRST_GMAC1_TIMESTAMP	237
+
+/* cru_softrst_con15 */
+#define SRST_A_VI_NIU		240
+#define SRST_H_VI_NIU		241
+#define SRST_P_VI_NIU		242
+#define SRST_A_VICAP		247
+#define SRST_H_VICAP		248
+#define SRST_D_VICAP		249
+#define SRST_I_VICAP		250
+#define SRST_P_VICAP		251
+#define SRST_H_ISP		252
+#define SRST_ISP		253
+#define SRST_P_CSI2HOST1	255
+
+/* cru_softrst_con16 */
+#define SRST_A_VO_NIU		256
+#define SRST_H_VO_NIU		257
+#define SRST_P_VO_NIU		258
+#define SRST_A_VOP_NIU		259
+#define SRST_A_VOP		260
+#define SRST_H_VOP		261
+#define SRST_VOP0		262
+#define SRST_VOP1		263
+#define SRST_VOP2		264
+#define SRST_VOP_PWM		265
+#define SRST_A_HDCP		266
+#define SRST_H_HDCP		267
+#define SRST_P_HDCP		268
+#define SRST_P_HDMI_HOST	270
+#define SRST_HDMI_HOST		271
+
+/* cru_softrst_con17 */
+#define SRST_P_DSITX_0		272
+#define SRST_P_DSITX_1		273
+#define SRST_P_EDP_CTRL		274
+#define SRST_EDP_24M		275
+#define SRST_A_VPU_NIU		280
+#define SRST_H_VPU_NIU		281
+#define SRST_A_VPU		282
+#define SRST_H_VPU		283
+#define SRST_H_EINK		286
+#define SRST_P_EINK		287
+
+/* cru_softrst_con18 */
+#define SRST_A_RGA_NIU		288
+#define SRST_H_RGA_NIU		289
+#define SRST_P_RGA_NIU		290
+#define SRST_A_RGA		292
+#define SRST_H_RGA		293
+#define SRST_RGA_CORE		294
+#define SRST_A_IEP		295
+#define SRST_H_IEP		296
+#define SRST_IEP_CORE		297
+#define SRST_H_EBC		298
+#define SRST_D_EBC		299
+#define SRST_A_JDEC		300
+#define SRST_H_JDEC		301
+#define SRST_A_JENC		302
+#define SRST_H_JENC		303
+
+/* cru_softrst_con19 */
+#define SRST_A_VENC_NIU		304
+#define SRST_H_VENC_NIU		305
+#define SRST_A_RKVENC		307
+#define SRST_H_RKVENC		308
+#define SRST_RKVENC_CORE	309
+
+/* cru_softrst_con20 */
+#define SRST_A_RKVDEC_NIU	320
+#define SRST_H_RKVDEC_NIU	321
+#define SRST_A_RKVDEC		322
+#define SRST_H_RKVDEC		323
+#define SRST_RKVDEC_CA		324
+#define SRST_RKVDEC_CORE	325
+#define SRST_RKVDEC_HEVC_CA	326
+
+/* cru_softrst_con21 */
+#define SRST_A_BUS_NIU		336
+#define SRST_P_BUS_NIU		338
+#define SRST_P_CAN0		340
+#define SRST_CAN0		341
+#define SRST_P_CAN1		342
+#define SRST_CAN1		343
+#define SRST_P_CAN2		344
+#define SRST_CAN2		345
+#define SRST_P_GPIO1		346
+#define SRST_GPIO1		347
+#define SRST_P_GPIO2		348
+#define SRST_GPIO2		349
+#define SRST_P_GPIO3		350
+#define SRST_GPIO3		351
+
+/* cru_softrst_con22 */
+#define SRST_P_GPIO4		352
+#define SRST_GPIO4		353
+#define SRST_P_I2C1		354
+#define SRST_I2C1		355
+#define SRST_P_I2C2		356
+#define SRST_I2C2		357
+#define SRST_P_I2C3		358
+#define SRST_I2C3		359
+#define SRST_P_I2C4		360
+#define SRST_I2C4		361
+#define SRST_P_I2C5		362
+#define SRST_I2C5		363
+#define SRST_P_OTPC_NS		364
+#define SRST_OTPC_NS_SBPI	365
+#define SRST_OTPC_NS_USR	366
+
+/* cru_softrst_con23 */
+#define SRST_P_PWM1		368
+#define SRST_PWM1		369
+#define SRST_P_PWM2		370
+#define SRST_PWM2		371
+#define SRST_P_PWM3		372
+#define SRST_PWM3		373
+#define SRST_P_SPI0		374
+#define SRST_SPI0		375
+#define SRST_P_SPI1		376
+#define SRST_SPI1		377
+#define SRST_P_SPI2		378
+#define SRST_SPI2		379
+#define SRST_P_SPI3		380
+#define SRST_SPI3		381
+
+/* cru_softrst_con24 */
+#define SRST_P_SARADC		384
+#define SRST_P_TSADC		385
+#define SRST_TSADC		386
+#define SRST_P_TIMER		387
+#define SRST_TIMER0		388
+#define SRST_TIMER1		389
+#define SRST_TIMER2		390
+#define SRST_TIMER3		391
+#define SRST_TIMER4		392
+#define SRST_TIMER5		393
+#define SRST_P_UART1		394
+#define SRST_S_UART1		395
+
+/* cru_softrst_con25 */
+#define SRST_P_UART2		400
+#define SRST_S_UART2		401
+#define SRST_P_UART3		402
+#define SRST_S_UART3		403
+#define SRST_P_UART4		404
+#define SRST_S_UART4		405
+#define SRST_P_UART5		406
+#define SRST_S_UART5		407
+#define SRST_P_UART6		408
+#define SRST_S_UART6		409
+#define SRST_P_UART7		410
+#define SRST_S_UART7		411
+#define SRST_P_UART8		412
+#define SRST_S_UART8		413
+#define SRST_P_UART9		414
+#define SRST_S_UART9		415
+
+/* cru_softrst_con26 */
+#define SRST_P_GRF 416
+#define SRST_P_GRF_VCCIO12	417
+#define SRST_P_GRF_VCCIO34	418
+#define SRST_P_GRF_VCCIO567	419
+#define SRST_P_SCR		420
+#define SRST_P_WDT_NS		421
+#define SRST_T_WDT_NS		422
+#define SRST_P_DFT2APB		423
+#define SRST_A_MCU		426
+#define SRST_P_INTMUX		427
+#define SRST_P_MAILBOX		428
+
+/* cru_softrst_con27 */
+#define SRST_A_TOP_HIGH_NIU	432
+#define SRST_A_TOP_LOW_NIU	433
+#define SRST_H_TOP_NIU		434
+#define SRST_P_TOP_NIU		435
+#define SRST_P_TOP_CRU		438
+#define SRST_P_DDRPHY		439
+#define SRST_DDRPHY		440
+#define SRST_P_MIPICSIPHY	442
+#define SRST_P_MIPIDSIPHY0	443
+#define SRST_P_MIPIDSIPHY1	444
+#define SRST_P_PCIE30PHY	445
+#define SRST_PCIE30PHY		446
+#define SRST_P_PCIE30PHY_GRF	447
+
+/* cru_softrst_con28 */
+#define SRST_P_APB2ASB_LEFT	448
+#define SRST_P_APB2ASB_BOTTOM	449
+#define SRST_P_ASB2APB_LEFT	450
+#define SRST_P_ASB2APB_BOTTOM	451
+#define SRST_P_PIPEPHY0		452
+#define SRST_PIPEPHY0		453
+#define SRST_P_PIPEPHY1		454
+#define SRST_PIPEPHY1		455
+#define SRST_P_PIPEPHY2		456
+#define SRST_PIPEPHY2		457
+#define SRST_P_USB2PHY0_GRF	458
+#define SRST_P_USB2PHY1_GRF	459
+#define SRST_P_CPU_BOOST	460
+#define SRST_CPU_BOOST		461
+#define SRST_P_OTPPHY		462
+#define SRST_OTPPHY		463
+
+/* cru_softrst_con29 */
+#define SRST_USB2PHY0_POR	464
+#define SRST_USB2PHY0_USB3OTG0	465
+#define SRST_USB2PHY0_USB3OTG1	466
+#define SRST_USB2PHY1_POR	467
+#define SRST_USB2PHY1_USB2HOST0	468
+#define SRST_USB2PHY1_USB2HOST1	469
+#define SRST_P_EDPPHY_GRF	470
+#define SRST_TSADCPHY		471
+#define SRST_GMAC0_DELAYLINE	472
+#define SRST_GMAC1_DELAYLINE	473
+#define SRST_OTPC_ARB		474
+#define SRST_P_PIPEPHY0_GRF	475
+#define SRST_P_PIPEPHY1_GRF	476
+#define SRST_P_PIPEPHY2_GRF	477
+
+#endif
-- 
2.17.1




_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

Re: [PATCH v3 2/4] clk: rockchip: add dt-binding header for rk3568

[Kever Yang]

On 2021/3/1 下午2:47, Elaine Zhang wrote:
> Add the dt-bindings header for the rk3568, that gets shared between
> the clock controller and the clock references in the dts.
> Add softreset ID for rk3568.
>
> Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>

Patch looks good to me.

Reviewed-by: Kever Yang <kever.yang@rock-chips.com>

Thanks,
- Kever
> ---
>   include/dt-bindings/clock/rk3568-cru.h | 926 +++++++++++++++++++++++++
>   1 file changed, 926 insertions(+)
>   create mode 100644 include/dt-bindings/clock/rk3568-cru.h
>
> diff --git a/include/dt-bindings/clock/rk3568-cru.h b/include/dt-bindings/clock/rk3568-cru.h
> new file mode 100644
> index 000000000000..d29890865150
> --- /dev/null
> +++ b/include/dt-bindings/clock/rk3568-cru.h
> @@ -0,0 +1,926 @@
> +/* SPDX-License-Identifier: GPL-2.0 */
> +/*
> + * Copyright (c) 2021 Rockchip Electronics Co. Ltd.
> + * Author: Elaine Zhang <zhangqing@rock-chips.com>
> + */
> +
> +#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3568_H
> +#define _DT_BINDINGS_CLK_ROCKCHIP_RK3568_H
> +
> +/* pmucru-clocks indices */
> +
> +/* pmucru plls */
> +#define PLL_PPLL		1
> +#define PLL_HPLL		2
> +
> +/* pmucru clocks */
> +#define XIN_OSC0_DIV		4
> +#define CLK_RTC_32K		5
> +#define CLK_PMU			6
> +#define CLK_I2C0		7
> +#define CLK_RTC32K_FRAC		8
> +#define CLK_UART0_DIV		9
> +#define CLK_UART0_FRAC		10
> +#define SCLK_UART0		11
> +#define DBCLK_GPIO0		12
> +#define CLK_PWM0		13
> +#define CLK_CAPTURE_PWM0_NDFT	14
> +#define CLK_PMUPVTM		15
> +#define CLK_CORE_PMUPVTM	16
> +#define CLK_REF24M		17
> +#define XIN_OSC0_USBPHY0_G	18
> +#define CLK_USBPHY0_REF		19
> +#define XIN_OSC0_USBPHY1_G	20
> +#define CLK_USBPHY1_REF		21
> +#define XIN_OSC0_MIPIDSIPHY0_G	22
> +#define CLK_MIPIDSIPHY0_REF	23
> +#define XIN_OSC0_MIPIDSIPHY1_G	24
> +#define CLK_MIPIDSIPHY1_REF	25
> +#define CLK_WIFI_DIV		26
> +#define CLK_WIFI_OSC0		27
> +#define CLK_WIFI		28
> +#define CLK_PCIEPHY0_DIV	29
> +#define CLK_PCIEPHY0_OSC0	30
> +#define CLK_PCIEPHY0_REF	31
> +#define CLK_PCIEPHY1_DIV	32
> +#define CLK_PCIEPHY1_OSC0	33
> +#define CLK_PCIEPHY1_REF	34
> +#define CLK_PCIEPHY2_DIV	35
> +#define CLK_PCIEPHY2_OSC0	36
> +#define CLK_PCIEPHY2_REF	37
> +#define CLK_PCIE30PHY_REF_M	38
> +#define CLK_PCIE30PHY_REF_N	39
> +#define CLK_HDMI_REF		40
> +#define XIN_OSC0_EDPPHY_G	41
> +#define PCLK_PDPMU		42
> +#define PCLK_PMU		43
> +#define PCLK_UART0		44
> +#define PCLK_I2C0		45
> +#define PCLK_GPIO0		46
> +#define PCLK_PMUPVTM		47
> +#define PCLK_PWM0		48
> +#define CLK_PDPMU		49
> +#define SCLK_32K_IOE		50
> +
> +#define CLKPMU_NR_CLKS		(SCLK_32K_IOE + 1)
> +
> +/* cru-clocks indices */
> +
> +/* cru plls */
> +#define PLL_APLL		1
> +#define PLL_DPLL		2
> +#define PLL_CPLL		3
> +#define PLL_GPLL		4
> +#define PLL_VPLL		5
> +#define PLL_NPLL		6
> +
> +/* cru clocks */
> +#define CPLL_333M		9
> +#define ARMCLK			10
> +#define USB480M			11
> +#define ACLK_CORE_NIU2BUS	18
> +#define CLK_CORE_PVTM		19
> +#define CLK_CORE_PVTM_CORE	20
> +#define CLK_CORE_PVTPLL		21
> +#define CLK_GPU_SRC		22
> +#define CLK_GPU_PRE_NDFT	23
> +#define CLK_GPU_PRE_MUX		24
> +#define ACLK_GPU_PRE		25
> +#define PCLK_GPU_PRE		26
> +#define CLK_GPU			27
> +#define CLK_GPU_NP5		28
> +#define PCLK_GPU_PVTM		29
> +#define CLK_GPU_PVTM		30
> +#define CLK_GPU_PVTM_CORE	31
> +#define CLK_GPU_PVTPLL		32
> +#define CLK_NPU_SRC		33
> +#define CLK_NPU_PRE_NDFT	34
> +#define CLK_NPU			35
> +#define CLK_NPU_NP5		36
> +#define HCLK_NPU_PRE		37
> +#define PCLK_NPU_PRE		38
> +#define ACLK_NPU_PRE		39
> +#define ACLK_NPU		40
> +#define HCLK_NPU		41
> +#define PCLK_NPU_PVTM		42
> +#define CLK_NPU_PVTM		43
> +#define CLK_NPU_PVTM_CORE	44
> +#define CLK_NPU_PVTPLL		45
> +#define CLK_DDRPHY1X_SRC	46
> +#define CLK_DDRPHY1X_HWFFC_SRC	47
> +#define CLK_DDR1X		48
> +#define CLK_MSCH		49
> +#define CLK24_DDRMON		50
> +#define ACLK_GIC_AUDIO		51
> +#define HCLK_GIC_AUDIO		52
> +#define HCLK_SDMMC_BUFFER	53
> +#define DCLK_SDMMC_BUFFER	54
> +#define ACLK_GIC600		55
> +#define ACLK_SPINLOCK		56
> +#define HCLK_I2S0_8CH		57
> +#define HCLK_I2S1_8CH		58
> +#define HCLK_I2S2_2CH		59
> +#define HCLK_I2S3_2CH		60
> +#define CLK_I2S0_8CH_TX_SRC	61
> +#define CLK_I2S0_8CH_TX_FRAC	62
> +#define MCLK_I2S0_8CH_TX	63
> +#define I2S0_MCLKOUT_TX		64
> +#define CLK_I2S0_8CH_RX_SRC	65
> +#define CLK_I2S0_8CH_RX_FRAC	66
> +#define MCLK_I2S0_8CH_RX	67
> +#define I2S0_MCLKOUT_RX		68
> +#define CLK_I2S1_8CH_TX_SRC	69
> +#define CLK_I2S1_8CH_TX_FRAC	70
> +#define MCLK_I2S1_8CH_TX	71
> +#define I2S1_MCLKOUT_TX		72
> +#define CLK_I2S1_8CH_RX_SRC	73
> +#define CLK_I2S1_8CH_RX_FRAC	74
> +#define MCLK_I2S1_8CH_RX	75
> +#define I2S1_MCLKOUT_RX		76
> +#define CLK_I2S2_2CH_SRC	77
> +#define CLK_I2S2_2CH_FRAC	78
> +#define MCLK_I2S2_2CH		79
> +#define I2S2_MCLKOUT		80
> +#define CLK_I2S3_2CH_TX_SRC	81
> +#define CLK_I2S3_2CH_TX_FRAC	82
> +#define MCLK_I2S3_2CH_TX	83
> +#define I2S3_MCLKOUT_TX		84
> +#define CLK_I2S3_2CH_RX_SRC	85
> +#define CLK_I2S3_2CH_RX_FRAC	86
> +#define MCLK_I2S3_2CH_RX	87
> +#define I2S3_MCLKOUT_RX		88
> +#define HCLK_PDM		89
> +#define MCLK_PDM		90
> +#define HCLK_VAD		91
> +#define HCLK_SPDIF_8CH		92
> +#define MCLK_SPDIF_8CH_SRC	93
> +#define MCLK_SPDIF_8CH_FRAC	94
> +#define MCLK_SPDIF_8CH		95
> +#define HCLK_AUDPWM		96
> +#define SCLK_AUDPWM_SRC		97
> +#define SCLK_AUDPWM_FRAC	98
> +#define SCLK_AUDPWM		99
> +#define HCLK_ACDCDIG		100
> +#define CLK_ACDCDIG_I2C		101
> +#define CLK_ACDCDIG_DAC		102
> +#define CLK_ACDCDIG_ADC		103
> +#define ACLK_SECURE_FLASH	104
> +#define HCLK_SECURE_FLASH	105
> +#define ACLK_CRYPTO_NS		106
> +#define HCLK_CRYPTO_NS		107
> +#define CLK_CRYPTO_NS_CORE	108
> +#define CLK_CRYPTO_NS_PKA	109
> +#define CLK_CRYPTO_NS_RNG	110
> +#define HCLK_TRNG_NS		111
> +#define CLK_TRNG_NS		112
> +#define PCLK_OTPC_NS		113
> +#define CLK_OTPC_NS_SBPI	114
> +#define CLK_OTPC_NS_USR		115
> +#define HCLK_NANDC		116
> +#define NCLK_NANDC		117
> +#define HCLK_SFC		118
> +#define HCLK_SFC_XIP		119
> +#define SCLK_SFC		120
> +#define ACLK_EMMC		121
> +#define HCLK_EMMC		122
> +#define BCLK_EMMC		123
> +#define CCLK_EMMC		124
> +#define TCLK_EMMC		125
> +#define ACLK_PIPE		126
> +#define PCLK_PIPE		127
> +#define PCLK_PIPE_GRF		128
> +#define ACLK_PCIE20_MST		129
> +#define ACLK_PCIE20_SLV		130
> +#define ACLK_PCIE20_DBI		131
> +#define PCLK_PCIE20		132
> +#define CLK_PCIE20_AUX_NDFT	133
> +#define CLK_PCIE20_AUX_DFT	134
> +#define CLK_PCIE20_PIPE_DFT	135
> +#define ACLK_PCIE30X1_MST	136
> +#define ACLK_PCIE30X1_SLV	137
> +#define ACLK_PCIE30X1_DBI	138
> +#define PCLK_PCIE30X1		139
> +#define CLK_PCIE30X1_AUX_NDFT	140
> +#define CLK_PCIE30X1_AUX_DFT	141
> +#define CLK_PCIE30X1_PIPE_DFT	142
> +#define ACLK_PCIE30X2_MST	143
> +#define ACLK_PCIE30X2_SLV	144
> +#define ACLK_PCIE30X2_DBI	145
> +#define PCLK_PCIE30X2		146
> +#define CLK_PCIE30X2_AUX_NDFT	147
> +#define CLK_PCIE30X2_AUX_DFT	148
> +#define CLK_PCIE30X2_PIPE_DFT	149
> +#define ACLK_SATA0		150
> +#define CLK_SATA0_PMALIVE	151
> +#define CLK_SATA0_RXOOB		152
> +#define CLK_SATA0_PIPE_NDFT	153
> +#define CLK_SATA0_PIPE_DFT	154
> +#define ACLK_SATA1		155
> +#define CLK_SATA1_PMALIVE	156
> +#define CLK_SATA1_RXOOB		157
> +#define CLK_SATA1_PIPE_NDFT	158
> +#define CLK_SATA1_PIPE_DFT	159
> +#define ACLK_SATA2		160
> +#define CLK_SATA2_PMALIVE	161
> +#define CLK_SATA2_RXOOB		162
> +#define CLK_SATA2_PIPE_NDFT	163
> +#define CLK_SATA2_PIPE_DFT	164
> +#define ACLK_USB3OTG0		165
> +#define CLK_USB3OTG0_REF	166
> +#define CLK_USB3OTG0_SUSPEND	167
> +#define ACLK_USB3OTG1		168
> +#define CLK_USB3OTG1_REF	169
> +#define CLK_USB3OTG1_SUSPEND	170
> +#define CLK_XPCS_EEE		171
> +#define PCLK_XPCS		172
> +#define ACLK_PHP		173
> +#define HCLK_PHP		174
> +#define PCLK_PHP		175
> +#define HCLK_SDMMC0		176
> +#define CLK_SDMMC0		177
> +#define HCLK_SDMMC1		178
> +#define CLK_SDMMC1		179
> +#define ACLK_GMAC0		180
> +#define PCLK_GMAC0		181
> +#define CLK_MAC0_2TOP		182
> +#define CLK_MAC0_OUT		183
> +#define CLK_MAC0_REFOUT		184
> +#define CLK_GMAC0_PTP_REF	185
> +#define ACLK_USB		186
> +#define HCLK_USB		187
> +#define PCLK_USB		188
> +#define HCLK_USB2HOST0		189
> +#define HCLK_USB2HOST0_ARB	190
> +#define HCLK_USB2HOST1		191
> +#define HCLK_USB2HOST1_ARB	192
> +#define HCLK_SDMMC2		193
> +#define CLK_SDMMC2		194
> +#define ACLK_GMAC1		195
> +#define PCLK_GMAC1		196
> +#define CLK_MAC1_2TOP		197
> +#define CLK_MAC1_OUT		198
> +#define CLK_MAC1_REFOUT		199
> +#define CLK_GMAC1_PTP_REF	200
> +#define ACLK_PERIMID		201
> +#define HCLK_PERIMID		202
> +#define ACLK_VI			203
> +#define HCLK_VI			204
> +#define PCLK_VI			205
> +#define ACLK_VICAP		206
> +#define HCLK_VICAP		207
> +#define DCLK_VICAP		208
> +#define ICLK_VICAP_G		209
> +#define ACLK_ISP		210
> +#define HCLK_ISP		211
> +#define CLK_ISP			212
> +#define PCLK_CSI2HOST1		213
> +#define CLK_CIF_OUT		214
> +#define CLK_CAM0_OUT		215
> +#define CLK_CAM1_OUT		216
> +#define ACLK_VO			217
> +#define HCLK_VO			218
> +#define PCLK_VO			219
> +#define ACLK_VOP_PRE		220
> +#define ACLK_VOP		221
> +#define HCLK_VOP		222
> +#define DCLK_VOP0		223
> +#define DCLK_VOP1		224
> +#define DCLK_VOP2		225
> +#define CLK_VOP_PWM		226
> +#define ACLK_HDCP		227
> +#define HCLK_HDCP		228
> +#define PCLK_HDCP		229
> +#define PCLK_HDMI_HOST		230
> +#define CLK_HDMI_SFR		231
> +#define PCLK_DSITX_0		232
> +#define PCLK_DSITX_1		233
> +#define PCLK_EDP_CTRL		234
> +#define CLK_EDP_200M		235
> +#define ACLK_VPU_PRE		236
> +#define HCLK_VPU_PRE		237
> +#define ACLK_VPU		238
> +#define HCLK_VPU		239
> +#define ACLK_RGA_PRE		240
> +#define HCLK_RGA_PRE		241
> +#define PCLK_RGA_PRE		242
> +#define ACLK_RGA		243
> +#define HCLK_RGA		244
> +#define CLK_RGA_CORE		245
> +#define ACLK_IEP		246
> +#define HCLK_IEP		247
> +#define CLK_IEP_CORE		248
> +#define HCLK_EBC		249
> +#define DCLK_EBC		250
> +#define ACLK_JDEC		251
> +#define HCLK_JDEC		252
> +#define ACLK_JENC		253
> +#define HCLK_JENC		254
> +#define PCLK_EINK		255
> +#define HCLK_EINK		256
> +#define ACLK_RKVENC_PRE		257
> +#define HCLK_RKVENC_PRE		258
> +#define ACLK_RKVENC		259
> +#define HCLK_RKVENC		260
> +#define CLK_RKVENC_CORE		261
> +#define ACLK_RKVDEC_PRE		262
> +#define HCLK_RKVDEC_PRE		263
> +#define ACLK_RKVDEC		264
> +#define HCLK_RKVDEC		265
> +#define CLK_RKVDEC_CA		266
> +#define CLK_RKVDEC_CORE		267
> +#define CLK_RKVDEC_HEVC_CA	268
> +#define ACLK_BUS		269
> +#define PCLK_BUS		270
> +#define PCLK_TSADC		271
> +#define CLK_TSADC_TSEN		272
> +#define CLK_TSADC		273
> +#define PCLK_SARADC		274
> +#define CLK_SARADC		275
> +#define PCLK_SCR		276
> +#define PCLK_WDT_NS		277
> +#define TCLK_WDT_NS		278
> +#define ACLK_DMAC0		279
> +#define ACLK_DMAC1		280
> +#define ACLK_MCU		281
> +#define PCLK_INTMUX		282
> +#define PCLK_MAILBOX		283
> +#define PCLK_UART1		284
> +#define CLK_UART1_SRC		285
> +#define CLK_UART1_FRAC		286
> +#define SCLK_UART1		287
> +#define PCLK_UART2		288
> +#define CLK_UART2_SRC		289
> +#define CLK_UART2_FRAC		290
> +#define SCLK_UART2		291
> +#define PCLK_UART3		292
> +#define CLK_UART3_SRC		293
> +#define CLK_UART3_FRAC		294
> +#define SCLK_UART3		295
> +#define PCLK_UART4		296
> +#define CLK_UART4_SRC		297
> +#define CLK_UART4_FRAC		298
> +#define SCLK_UART4		299
> +#define PCLK_UART5		300
> +#define CLK_UART5_SRC		301
> +#define CLK_UART5_FRAC		302
> +#define SCLK_UART5		303
> +#define PCLK_UART6		304
> +#define CLK_UART6_SRC		305
> +#define CLK_UART6_FRAC		306
> +#define SCLK_UART6		307
> +#define PCLK_UART7		308
> +#define CLK_UART7_SRC		309
> +#define CLK_UART7_FRAC		310
> +#define SCLK_UART7		311
> +#define PCLK_UART8		312
> +#define CLK_UART8_SRC		313
> +#define CLK_UART8_FRAC		314
> +#define SCLK_UART8		315
> +#define PCLK_UART9		316
> +#define CLK_UART9_SRC		317
> +#define CLK_UART9_FRAC		318
> +#define SCLK_UART9		319
> +#define PCLK_CAN0		320
> +#define CLK_CAN0		321
> +#define PCLK_CAN1		322
> +#define CLK_CAN1		323
> +#define PCLK_CAN2		324
> +#define CLK_CAN2		325
> +#define CLK_I2C			326
> +#define PCLK_I2C1		327
> +#define CLK_I2C1		328
> +#define PCLK_I2C2		329
> +#define CLK_I2C2		330
> +#define PCLK_I2C3		331
> +#define CLK_I2C3		332
> +#define PCLK_I2C4		333
> +#define CLK_I2C4		334
> +#define PCLK_I2C5		335
> +#define CLK_I2C5		336
> +#define PCLK_SPI0		337
> +#define CLK_SPI0		338
> +#define PCLK_SPI1		339
> +#define CLK_SPI1		340
> +#define PCLK_SPI2		341
> +#define CLK_SPI2		342
> +#define PCLK_SPI3		343
> +#define CLK_SPI3		344
> +#define PCLK_PWM1		345
> +#define CLK_PWM1		346
> +#define CLK_PWM1_CAPTURE	347
> +#define PCLK_PWM2		348
> +#define CLK_PWM2		349
> +#define CLK_PWM2_CAPTURE	350
> +#define PCLK_PWM3		351
> +#define CLK_PWM3		352
> +#define CLK_PWM3_CAPTURE	353
> +#define DBCLK_GPIO		354
> +#define PCLK_GPIO1		355
> +#define DBCLK_GPIO1		356
> +#define PCLK_GPIO2		357
> +#define DBCLK_GPIO2		358
> +#define PCLK_GPIO3		359
> +#define DBCLK_GPIO3		360
> +#define PCLK_GPIO4		361
> +#define DBCLK_GPIO4		362
> +#define OCC_SCAN_CLK_GPIO	363
> +#define PCLK_TIMER		364
> +#define CLK_TIMER0		365
> +#define CLK_TIMER1		366
> +#define CLK_TIMER2		367
> +#define CLK_TIMER3		368
> +#define CLK_TIMER4		369
> +#define CLK_TIMER5		370
> +#define ACLK_TOP_HIGH		371
> +#define ACLK_TOP_LOW		372
> +#define HCLK_TOP		373
> +#define PCLK_TOP		374
> +#define PCLK_PCIE30PHY		375
> +#define CLK_OPTC_ARB		376
> +#define PCLK_MIPICSIPHY		377
> +#define PCLK_MIPIDSIPHY0	378
> +#define PCLK_MIPIDSIPHY1	379
> +#define PCLK_PIPEPHY0		380
> +#define PCLK_PIPEPHY1		381
> +#define PCLK_PIPEPHY2		382
> +#define PCLK_CPU_BOOST		383
> +#define CLK_CPU_BOOST		384
> +#define PCLK_OTPPHY		385
> +#define SCLK_GMAC0		386
> +#define SCLK_GMAC0_RGMII_SPEED	387
> +#define SCLK_GMAC0_RMII_SPEED	388
> +#define SCLK_GMAC0_RX_TX	389
> +#define SCLK_GMAC1		390
> +#define SCLK_GMAC1_RGMII_SPEED	391
> +#define SCLK_GMAC1_RMII_SPEED	392
> +#define SCLK_GMAC1_RX_TX	393
> +#define SCLK_SDMMC0_DRV		394
> +#define SCLK_SDMMC0_SAMPLE	395
> +#define SCLK_SDMMC1_DRV		396
> +#define SCLK_SDMMC1_SAMPLE	397
> +#define SCLK_SDMMC2_DRV		398
> +#define SCLK_SDMMC2_SAMPLE	399
> +#define SCLK_EMMC_DRV		400
> +#define SCLK_EMMC_SAMPLE	401
> +#define PCLK_EDPPHY_GRF		402
> +#define CLK_HDMI_CEC            403
> +#define CLK_I2S0_8CH_TX		404
> +#define CLK_I2S0_8CH_RX		405
> +#define CLK_I2S1_8CH_TX		406
> +#define CLK_I2S1_8CH_RX		407
> +#define CLK_I2S2_2CH		408
> +#define CLK_I2S3_2CH_TX		409
> +#define CLK_I2S3_2CH_RX		410
> +#define CPLL_500M		411
> +#define CPLL_250M		412
> +#define CPLL_125M		413
> +#define CPLL_62P5M		414
> +#define CPLL_50M		415
> +#define CPLL_25M		416
> +#define CPLL_100M		417
> +#define SCLK_DDRCLK		418
> +
> +#define PCLK_CORE_PVTM		450
> +
> +#define CLK_NR_CLKS		(PCLK_CORE_PVTM + 1)
> +
> +/* pmu soft-reset indices */
> +/* pmucru_softrst_con0 */
> +#define SRST_P_PDPMU_NIU	0
> +#define SRST_P_PMUCRU		1
> +#define SRST_P_PMUGRF		2
> +#define SRST_P_I2C0		3
> +#define SRST_I2C0		4
> +#define SRST_P_UART0		5
> +#define SRST_S_UART0		6
> +#define SRST_P_PWM0		7
> +#define SRST_PWM0		8
> +#define SRST_P_GPIO0		9
> +#define SRST_GPIO0		10
> +#define SRST_P_PMUPVTM		11
> +#define SRST_PMUPVTM		12
> +
> +/* soft-reset indices */
> +
> +/* cru_softrst_con0 */
> +#define SRST_NCORERESET0	0
> +#define SRST_NCORERESET1	1
> +#define SRST_NCORERESET2	2
> +#define SRST_NCORERESET3	3
> +#define SRST_NCPUPORESET0	4
> +#define SRST_NCPUPORESET1	5
> +#define SRST_NCPUPORESET2	6
> +#define SRST_NCPUPORESET3	7
> +#define SRST_NSRESET		8
> +#define SRST_NSPORESET		9
> +#define SRST_NATRESET		10
> +#define SRST_NGICRESET		11
> +#define SRST_NPRESET		12
> +#define SRST_NPERIPHRESET	13
> +
> +/* cru_softrst_con1 */
> +#define SRST_A_CORE_NIU2DDR	16
> +#define SRST_A_CORE_NIU2BUS	17
> +#define SRST_P_DBG_NIU		18
> +#define SRST_P_DBG		19
> +#define SRST_P_DBG_DAPLITE	20
> +#define SRST_DAP		21
> +#define SRST_A_ADB400_CORE2GIC	22
> +#define SRST_A_ADB400_GIC2CORE	23
> +#define SRST_P_CORE_GRF		24
> +#define SRST_P_CORE_PVTM	25
> +#define SRST_CORE_PVTM		26
> +#define SRST_CORE_PVTPLL	27
> +
> +/* cru_softrst_con2 */
> +#define SRST_GPU		32
> +#define SRST_A_GPU_NIU		33
> +#define SRST_P_GPU_NIU		34
> +#define SRST_P_GPU_PVTM		35
> +#define SRST_GPU_PVTM		36
> +#define SRST_GPU_PVTPLL		37
> +#define SRST_A_NPU_NIU		40
> +#define SRST_H_NPU_NIU		41
> +#define SRST_P_NPU_NIU		42
> +#define SRST_A_NPU		43
> +#define SRST_H_NPU		44
> +#define SRST_P_NPU_PVTM		45
> +#define SRST_NPU_PVTM		46
> +#define SRST_NPU_PVTPLL		47
> +
> +/* cru_softrst_con3 */
> +#define SRST_A_MSCH		51
> +#define SRST_HWFFC_CTRL		52
> +#define SRST_DDR_ALWAYSON	53
> +#define SRST_A_DDRSPLIT		54
> +#define SRST_DDRDFI_CTL		55
> +#define SRST_A_DMA2DDR		57
> +
> +/* cru_softrst_con4 */
> +#define SRST_A_PERIMID_NIU	64
> +#define SRST_H_PERIMID_NIU	65
> +#define SRST_A_GIC_AUDIO_NIU	66
> +#define SRST_H_GIC_AUDIO_NIU	67
> +#define SRST_A_GIC600		68
> +#define SRST_A_GIC600_DEBUG	69
> +#define SRST_A_GICADB_CORE2GIC	70
> +#define SRST_A_GICADB_GIC2CORE	71
> +#define SRST_A_SPINLOCK		72
> +#define SRST_H_SDMMC_BUFFER	73
> +#define SRST_D_SDMMC_BUFFER	74
> +#define SRST_H_I2S0_8CH		75
> +#define SRST_H_I2S1_8CH		76
> +#define SRST_H_I2S2_2CH		77
> +#define SRST_H_I2S3_2CH		78
> +
> +/* cru_softrst_con5 */
> +#define SRST_M_I2S0_8CH_TX	80
> +#define SRST_M_I2S0_8CH_RX	81
> +#define SRST_M_I2S1_8CH_TX	82
> +#define SRST_M_I2S1_8CH_RX	83
> +#define SRST_M_I2S2_2CH		84
> +#define SRST_M_I2S3_2CH_TX	85
> +#define SRST_M_I2S3_2CH_RX	86
> +#define SRST_H_PDM		87
> +#define SRST_M_PDM		88
> +#define SRST_H_VAD		89
> +#define SRST_H_SPDIF_8CH	90
> +#define SRST_M_SPDIF_8CH	91
> +#define SRST_H_AUDPWM		92
> +#define SRST_S_AUDPWM		93
> +#define SRST_H_ACDCDIG		94
> +#define SRST_ACDCDIG		95
> +
> +/* cru_softrst_con6 */
> +#define SRST_A_SECURE_FLASH_NIU	96
> +#define SRST_H_SECURE_FLASH_NIU	97
> +#define SRST_A_CRYPTO_NS	103
> +#define SRST_H_CRYPTO_NS	104
> +#define SRST_CRYPTO_NS_CORE	105
> +#define SRST_CRYPTO_NS_PKA	106
> +#define SRST_CRYPTO_NS_RNG	107
> +#define SRST_H_TRNG_NS		108
> +#define SRST_TRNG_NS		109
> +
> +/* cru_softrst_con7 */
> +#define SRST_H_NANDC		112
> +#define SRST_N_NANDC		113
> +#define SRST_H_SFC		114
> +#define SRST_H_SFC_XIP		115
> +#define SRST_S_SFC		116
> +#define SRST_A_EMMC		117
> +#define SRST_H_EMMC		118
> +#define SRST_B_EMMC		119
> +#define SRST_C_EMMC		120
> +#define SRST_T_EMMC		121
> +
> +/* cru_softrst_con8 */
> +#define SRST_A_PIPE_NIU		128
> +#define SRST_P_PIPE_NIU		130
> +#define SRST_P_PIPE_GRF		133
> +#define SRST_A_SATA0		134
> +#define SRST_SATA0_PIPE		135
> +#define SRST_SATA0_PMALIVE	136
> +#define SRST_SATA0_RXOOB	137
> +#define SRST_A_SATA1		138
> +#define SRST_SATA1_PIPE		139
> +#define SRST_SATA1_PMALIVE	140
> +#define SRST_SATA1_RXOOB	141
> +
> +/* cru_softrst_con9 */
> +#define SRST_A_SATA2		144
> +#define SRST_SATA2_PIPE		145
> +#define SRST_SATA2_PMALIVE	146
> +#define SRST_SATA2_RXOOB	147
> +#define SRST_USB3OTG0		148
> +#define SRST_USB3OTG1		149
> +#define SRST_XPCS		150
> +#define SRST_XPCS_TX_DIV10	151
> +#define SRST_XPCS_RX_DIV10	152
> +#define SRST_XPCS_XGXS_RX	153
> +
> +/* cru_softrst_con10 */
> +#define SRST_P_PCIE20		160
> +#define SRST_PCIE20_POWERUP	161
> +#define SRST_MSTR_ARESET_PCIE20	162
> +#define SRST_SLV_ARESET_PCIE20	163
> +#define SRST_DBI_ARESET_PCIE20	164
> +#define SRST_BRESET_PCIE20	165
> +#define SRST_PERST_PCIE20	166
> +#define SRST_CORE_RST_PCIE20	167
> +#define SRST_NSTICKY_RST_PCIE20	168
> +#define SRST_STICKY_RST_PCIE20	169
> +#define SRST_PWR_RST_PCIE20	170
> +
> +/* cru_softrst_con11 */
> +#define SRST_P_PCIE30X1		176
> +#define SRST_PCIE30X1_POWERUP	177
> +#define SRST_M_ARESET_PCIE30X1	178
> +#define SRST_S_ARESET_PCIE30X1	179
> +#define SRST_D_ARESET_PCIE30X1	180
> +#define SRST_BRESET_PCIE30X1	181
> +#define SRST_PERST_PCIE30X1	182
> +#define SRST_CORE_RST_PCIE30X1	183
> +#define SRST_NSTC_RST_PCIE30X1	184
> +#define SRST_STC_RST_PCIE30X1	185
> +#define SRST_PWR_RST_PCIE30X1	186
> +
> +/* cru_softrst_con12 */
> +#define SRST_P_PCIE30X2		192
> +#define SRST_PCIE30X2_POWERUP	193
> +#define SRST_M_ARESET_PCIE30X2	194
> +#define SRST_S_ARESET_PCIE30X2	195
> +#define SRST_D_ARESET_PCIE30X2	196
> +#define SRST_BRESET_PCIE30X2	197
> +#define SRST_PERST_PCIE30X2	198
> +#define SRST_CORE_RST_PCIE30X2	199
> +#define SRST_NSTC_RST_PCIE30X2	200
> +#define SRST_STC_RST_PCIE30X2	201
> +#define SRST_PWR_RST_PCIE30X2	202
> +
> +/* cru_softrst_con13 */
> +#define SRST_A_PHP_NIU		208
> +#define SRST_H_PHP_NIU		209
> +#define SRST_P_PHP_NIU		210
> +#define SRST_H_SDMMC0		211
> +#define SRST_SDMMC0		212
> +#define SRST_H_SDMMC1		213
> +#define SRST_SDMMC1		214
> +#define SRST_A_GMAC0		215
> +#define SRST_GMAC0_TIMESTAMP	216
> +
> +/* cru_softrst_con14 */
> +#define SRST_A_USB_NIU		224
> +#define SRST_H_USB_NIU		225
> +#define SRST_P_USB_NIU		226
> +#define SRST_P_USB_GRF		227
> +#define SRST_H_USB2HOST0	228
> +#define SRST_H_USB2HOST0_ARB	229
> +#define SRST_USB2HOST0_UTMI	230
> +#define SRST_H_USB2HOST1	231
> +#define SRST_H_USB2HOST1_ARB	232
> +#define SRST_USB2HOST1_UTMI	233
> +#define SRST_H_SDMMC2		234
> +#define SRST_SDMMC2		235
> +#define SRST_A_GMAC1		236
> +#define SRST_GMAC1_TIMESTAMP	237
> +
> +/* cru_softrst_con15 */
> +#define SRST_A_VI_NIU		240
> +#define SRST_H_VI_NIU		241
> +#define SRST_P_VI_NIU		242
> +#define SRST_A_VICAP		247
> +#define SRST_H_VICAP		248
> +#define SRST_D_VICAP		249
> +#define SRST_I_VICAP		250
> +#define SRST_P_VICAP		251
> +#define SRST_H_ISP		252
> +#define SRST_ISP		253
> +#define SRST_P_CSI2HOST1	255
> +
> +/* cru_softrst_con16 */
> +#define SRST_A_VO_NIU		256
> +#define SRST_H_VO_NIU		257
> +#define SRST_P_VO_NIU		258
> +#define SRST_A_VOP_NIU		259
> +#define SRST_A_VOP		260
> +#define SRST_H_VOP		261
> +#define SRST_VOP0		262
> +#define SRST_VOP1		263
> +#define SRST_VOP2		264
> +#define SRST_VOP_PWM		265
> +#define SRST_A_HDCP		266
> +#define SRST_H_HDCP		267
> +#define SRST_P_HDCP		268
> +#define SRST_P_HDMI_HOST	270
> +#define SRST_HDMI_HOST		271
> +
> +/* cru_softrst_con17 */
> +#define SRST_P_DSITX_0		272
> +#define SRST_P_DSITX_1		273
> +#define SRST_P_EDP_CTRL		274
> +#define SRST_EDP_24M		275
> +#define SRST_A_VPU_NIU		280
> +#define SRST_H_VPU_NIU		281
> +#define SRST_A_VPU		282
> +#define SRST_H_VPU		283
> +#define SRST_H_EINK		286
> +#define SRST_P_EINK		287
> +
> +/* cru_softrst_con18 */
> +#define SRST_A_RGA_NIU		288
> +#define SRST_H_RGA_NIU		289
> +#define SRST_P_RGA_NIU		290
> +#define SRST_A_RGA		292
> +#define SRST_H_RGA		293
> +#define SRST_RGA_CORE		294
> +#define SRST_A_IEP		295
> +#define SRST_H_IEP		296
> +#define SRST_IEP_CORE		297
> +#define SRST_H_EBC		298
> +#define SRST_D_EBC		299
> +#define SRST_A_JDEC		300
> +#define SRST_H_JDEC		301
> +#define SRST_A_JENC		302
> +#define SRST_H_JENC		303
> +
> +/* cru_softrst_con19 */
> +#define SRST_A_VENC_NIU		304
> +#define SRST_H_VENC_NIU		305
> +#define SRST_A_RKVENC		307
> +#define SRST_H_RKVENC		308
> +#define SRST_RKVENC_CORE	309
> +
> +/* cru_softrst_con20 */
> +#define SRST_A_RKVDEC_NIU	320
> +#define SRST_H_RKVDEC_NIU	321
> +#define SRST_A_RKVDEC		322
> +#define SRST_H_RKVDEC		323
> +#define SRST_RKVDEC_CA		324
> +#define SRST_RKVDEC_CORE	325
> +#define SRST_RKVDEC_HEVC_CA	326
> +
> +/* cru_softrst_con21 */
> +#define SRST_A_BUS_NIU		336
> +#define SRST_P_BUS_NIU		338
> +#define SRST_P_CAN0		340
> +#define SRST_CAN0		341
> +#define SRST_P_CAN1		342
> +#define SRST_CAN1		343
> +#define SRST_P_CAN2		344
> +#define SRST_CAN2		345
> +#define SRST_P_GPIO1		346
> +#define SRST_GPIO1		347
> +#define SRST_P_GPIO2		348
> +#define SRST_GPIO2		349
> +#define SRST_P_GPIO3		350
> +#define SRST_GPIO3		351
> +
> +/* cru_softrst_con22 */
> +#define SRST_P_GPIO4		352
> +#define SRST_GPIO4		353
> +#define SRST_P_I2C1		354
> +#define SRST_I2C1		355
> +#define SRST_P_I2C2		356
> +#define SRST_I2C2		357
> +#define SRST_P_I2C3		358
> +#define SRST_I2C3		359
> +#define SRST_P_I2C4		360
> +#define SRST_I2C4		361
> +#define SRST_P_I2C5		362
> +#define SRST_I2C5		363
> +#define SRST_P_OTPC_NS		364
> +#define SRST_OTPC_NS_SBPI	365
> +#define SRST_OTPC_NS_USR	366
> +
> +/* cru_softrst_con23 */
> +#define SRST_P_PWM1		368
> +#define SRST_PWM1		369
> +#define SRST_P_PWM2		370
> +#define SRST_PWM2		371
> +#define SRST_P_PWM3		372
> +#define SRST_PWM3		373
> +#define SRST_P_SPI0		374
> +#define SRST_SPI0		375
> +#define SRST_P_SPI1		376
> +#define SRST_SPI1		377
> +#define SRST_P_SPI2		378
> +#define SRST_SPI2		379
> +#define SRST_P_SPI3		380
> +#define SRST_SPI3		381
> +
> +/* cru_softrst_con24 */
> +#define SRST_P_SARADC		384
> +#define SRST_P_TSADC		385
> +#define SRST_TSADC		386
> +#define SRST_P_TIMER		387
> +#define SRST_TIMER0		388
> +#define SRST_TIMER1		389
> +#define SRST_TIMER2		390
> +#define SRST_TIMER3		391
> +#define SRST_TIMER4		392
> +#define SRST_TIMER5		393
> +#define SRST_P_UART1		394
> +#define SRST_S_UART1		395
> +
> +/* cru_softrst_con25 */
> +#define SRST_P_UART2		400
> +#define SRST_S_UART2		401
> +#define SRST_P_UART3		402
> +#define SRST_S_UART3		403
> +#define SRST_P_UART4		404
> +#define SRST_S_UART4		405
> +#define SRST_P_UART5		406
> +#define SRST_S_UART5		407
> +#define SRST_P_UART6		408
> +#define SRST_S_UART6		409
> +#define SRST_P_UART7		410
> +#define SRST_S_UART7		411
> +#define SRST_P_UART8		412
> +#define SRST_S_UART8		413
> +#define SRST_P_UART9		414
> +#define SRST_S_UART9		415
> +
> +/* cru_softrst_con26 */
> +#define SRST_P_GRF 416
> +#define SRST_P_GRF_VCCIO12	417
> +#define SRST_P_GRF_VCCIO34	418
> +#define SRST_P_GRF_VCCIO567	419
> +#define SRST_P_SCR		420
> +#define SRST_P_WDT_NS		421
> +#define SRST_T_WDT_NS		422
> +#define SRST_P_DFT2APB		423
> +#define SRST_A_MCU		426
> +#define SRST_P_INTMUX		427
> +#define SRST_P_MAILBOX		428
> +
> +/* cru_softrst_con27 */
> +#define SRST_A_TOP_HIGH_NIU	432
> +#define SRST_A_TOP_LOW_NIU	433
> +#define SRST_H_TOP_NIU		434
> +#define SRST_P_TOP_NIU		435
> +#define SRST_P_TOP_CRU		438
> +#define SRST_P_DDRPHY		439
> +#define SRST_DDRPHY		440
> +#define SRST_P_MIPICSIPHY	442
> +#define SRST_P_MIPIDSIPHY0	443
> +#define SRST_P_MIPIDSIPHY1	444
> +#define SRST_P_PCIE30PHY	445
> +#define SRST_PCIE30PHY		446
> +#define SRST_P_PCIE30PHY_GRF	447
> +
> +/* cru_softrst_con28 */
> +#define SRST_P_APB2ASB_LEFT	448
> +#define SRST_P_APB2ASB_BOTTOM	449
> +#define SRST_P_ASB2APB_LEFT	450
> +#define SRST_P_ASB2APB_BOTTOM	451
> +#define SRST_P_PIPEPHY0		452
> +#define SRST_PIPEPHY0		453
> +#define SRST_P_PIPEPHY1		454
> +#define SRST_PIPEPHY1		455
> +#define SRST_P_PIPEPHY2		456
> +#define SRST_PIPEPHY2		457
> +#define SRST_P_USB2PHY0_GRF	458
> +#define SRST_P_USB2PHY1_GRF	459
> +#define SRST_P_CPU_BOOST	460
> +#define SRST_CPU_BOOST		461
> +#define SRST_P_OTPPHY		462
> +#define SRST_OTPPHY		463
> +
> +/* cru_softrst_con29 */
> +#define SRST_USB2PHY0_POR	464
> +#define SRST_USB2PHY0_USB3OTG0	465
> +#define SRST_USB2PHY0_USB3OTG1	466
> +#define SRST_USB2PHY1_POR	467
> +#define SRST_USB2PHY1_USB2HOST0	468
> +#define SRST_USB2PHY1_USB2HOST1	469
> +#define SRST_P_EDPPHY_GRF	470
> +#define SRST_TSADCPHY		471
> +#define SRST_GMAC0_DELAYLINE	472
> +#define SRST_GMAC1_DELAYLINE	473
> +#define SRST_OTPC_ARB		474
> +#define SRST_P_PIPEPHY0_GRF	475
> +#define SRST_P_PIPEPHY1_GRF	476
> +#define SRST_P_PIPEPHY2_GRF	477
> +
> +#endif



_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

Re: [PATCH v3 2/4] clk: rockchip: add dt-binding header for rk3568

[Rob Herring]

On Mon, 01 Mar 2021 14:47:47 +0800, Elaine Zhang wrote:
> Add the dt-bindings header for the rk3568, that gets shared between
> the clock controller and the clock references in the dts.
> Add softreset ID for rk3568.
> 
> Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
> ---
>  include/dt-bindings/clock/rk3568-cru.h | 926 +++++++++++++++++++++++++
>  1 file changed, 926 insertions(+)
>  create mode 100644 include/dt-bindings/clock/rk3568-cru.h
> 

Reviewed-by: Rob Herring <robh@kernel.org>

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

[PATCH v3 3/4] clk: rockchip: support more core div setting

[Elaine Zhang]

Use arrays to support more core independent div settings.
A55 supports each core to work at different frequencies, and each core
has an independent divider control.

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 drivers/clk/rockchip/clk-cpu.c    | 53 +++++++++++++++++--------------
 drivers/clk/rockchip/clk-px30.c   |  7 ++--
 drivers/clk/rockchip/clk-rk3036.c |  7 ++--
 drivers/clk/rockchip/clk-rk3128.c |  7 ++--
 drivers/clk/rockchip/clk-rk3188.c |  7 ++--
 drivers/clk/rockchip/clk-rk3228.c |  7 ++--
 drivers/clk/rockchip/clk-rk3288.c |  7 ++--
 drivers/clk/rockchip/clk-rk3308.c |  7 ++--
 drivers/clk/rockchip/clk-rk3328.c |  7 ++--
 drivers/clk/rockchip/clk-rk3368.c | 14 ++++----
 drivers/clk/rockchip/clk-rk3399.c | 14 ++++----
 drivers/clk/rockchip/clk-rv1108.c |  7 ++--
 drivers/clk/rockchip/clk.h        | 24 +++++++-------
 13 files changed, 94 insertions(+), 74 deletions(-)

diff --git a/drivers/clk/rockchip/clk-cpu.c b/drivers/clk/rockchip/clk-cpu.c
index fa9027fb1920..47288197c9d7 100644
--- a/drivers/clk/rockchip/clk-cpu.c
+++ b/drivers/clk/rockchip/clk-cpu.c
@@ -84,10 +84,10 @@ static unsigned long rockchip_cpuclk_recalc_rate(struct clk_hw *hw,
 {
 	struct rockchip_cpuclk *cpuclk = to_rockchip_cpuclk_hw(hw);
 	const struct rockchip_cpuclk_reg_data *reg_data = cpuclk->reg_data;
-	u32 clksel0 = readl_relaxed(cpuclk->reg_base + reg_data->core_reg);
+	u32 clksel0 = readl_relaxed(cpuclk->reg_base + reg_data->core_reg[0]);
 
-	clksel0 >>= reg_data->div_core_shift;
-	clksel0 &= reg_data->div_core_mask;
+	clksel0 >>= reg_data->div_core_shift[0];
+	clksel0 &= reg_data->div_core_mask[0];
 	return parent_rate / (clksel0 + 1);
 }
 
@@ -120,6 +120,7 @@ static int rockchip_cpuclk_pre_rate_change(struct rockchip_cpuclk *cpuclk,
 	const struct rockchip_cpuclk_rate_table *rate;
 	unsigned long alt_prate, alt_div;
 	unsigned long flags;
+	int i = 0;
 
 	/* check validity of the new rate */
 	rate = rockchip_get_cpuclk_settings(cpuclk, ndata->new_rate);
@@ -142,10 +143,10 @@ static int rockchip_cpuclk_pre_rate_change(struct rockchip_cpuclk *cpuclk,
 	if (alt_prate > ndata->old_rate) {
 		/* calculate dividers */
 		alt_div =  DIV_ROUND_UP(alt_prate, ndata->old_rate) - 1;
-		if (alt_div > reg_data->div_core_mask) {
+		if (alt_div > reg_data->div_core_mask[0]) {
 			pr_warn("%s: limiting alt-divider %lu to %d\n",
-				__func__, alt_div, reg_data->div_core_mask);
-			alt_div = reg_data->div_core_mask;
+				__func__, alt_div, reg_data->div_core_mask[0]);
+			alt_div = reg_data->div_core_mask[0];
 		}
 
 		/*
@@ -158,19 +159,17 @@ static int rockchip_cpuclk_pre_rate_change(struct rockchip_cpuclk *cpuclk,
 		pr_debug("%s: setting div %lu as alt-rate %lu > old-rate %lu\n",
 			 __func__, alt_div, alt_prate, ndata->old_rate);
 
-		writel(HIWORD_UPDATE(alt_div, reg_data->div_core_mask,
-					      reg_data->div_core_shift) |
-		       HIWORD_UPDATE(reg_data->mux_core_alt,
-				     reg_data->mux_core_mask,
-				     reg_data->mux_core_shift),
-		       cpuclk->reg_base + reg_data->core_reg);
-	} else {
-		/* select alternate parent */
-		writel(HIWORD_UPDATE(reg_data->mux_core_alt,
-				     reg_data->mux_core_mask,
-				     reg_data->mux_core_shift),
-		       cpuclk->reg_base + reg_data->core_reg);
+		for (i = 0; i < reg_data->num_cores; i++) {
+			writel(HIWORD_UPDATE(alt_div, reg_data->div_core_mask[i],
+					     reg_data->div_core_shift[i]),
+			       cpuclk->reg_base + reg_data->core_reg[i]);
+		}
 	}
+	/* select alternate parent */
+	writel(HIWORD_UPDATE(reg_data->mux_core_alt,
+			     reg_data->mux_core_mask,
+			     reg_data->mux_core_shift),
+	       cpuclk->reg_base + reg_data->core_reg[0]);
 
 	spin_unlock_irqrestore(cpuclk->lock, flags);
 	return 0;
@@ -182,6 +181,7 @@ static int rockchip_cpuclk_post_rate_change(struct rockchip_cpuclk *cpuclk,
 	const struct rockchip_cpuclk_reg_data *reg_data = cpuclk->reg_data;
 	const struct rockchip_cpuclk_rate_table *rate;
 	unsigned long flags;
+	int i = 0;
 
 	rate = rockchip_get_cpuclk_settings(cpuclk, ndata->new_rate);
 	if (!rate) {
@@ -202,12 +202,17 @@ static int rockchip_cpuclk_post_rate_change(struct rockchip_cpuclk *cpuclk,
 	 * primary parent by the extra dividers that were needed for the alt.
 	 */
 
-	writel(HIWORD_UPDATE(0, reg_data->div_core_mask,
-				reg_data->div_core_shift) |
-	       HIWORD_UPDATE(reg_data->mux_core_main,
-				reg_data->mux_core_mask,
-				reg_data->mux_core_shift),
-	       cpuclk->reg_base + reg_data->core_reg);
+	writel(HIWORD_UPDATE(reg_data->mux_core_main,
+			     reg_data->mux_core_mask,
+			     reg_data->mux_core_shift),
+	       cpuclk->reg_base + reg_data->core_reg[0]);
+
+	/* remove dividers */
+	for (i = 0; i < reg_data->num_cores; i++) {
+		writel(HIWORD_UPDATE(0, reg_data->div_core_mask[i],
+				     reg_data->div_core_shift[i]),
+		       cpuclk->reg_base + reg_data->core_reg[i]);
+	}
 
 	if (ndata->old_rate > ndata->new_rate)
 		rockchip_cpuclk_set_dividers(cpuclk, rate);
diff --git a/drivers/clk/rockchip/clk-px30.c b/drivers/clk/rockchip/clk-px30.c
index 6fb9c98b7d24..b58619eb412b 100644
--- a/drivers/clk/rockchip/clk-px30.c
+++ b/drivers/clk/rockchip/clk-px30.c
@@ -124,9 +124,10 @@ static struct rockchip_cpuclk_rate_table px30_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data px30_cpuclk_data = {
-	.core_reg = PX30_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0xf,
+	.core_reg[0] = PX30_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0xf,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 7,
diff --git a/drivers/clk/rockchip/clk-rk3036.c b/drivers/clk/rockchip/clk-rk3036.c
index 6a46f85ad837..91d56ad45817 100644
--- a/drivers/clk/rockchip/clk-rk3036.c
+++ b/drivers/clk/rockchip/clk-rk3036.c
@@ -102,9 +102,10 @@ static struct rockchip_cpuclk_rate_table rk3036_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3036_cpuclk_data = {
-	.core_reg = RK2928_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK2928_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 7,
diff --git a/drivers/clk/rockchip/clk-rk3128.c b/drivers/clk/rockchip/clk-rk3128.c
index 4b1122e98e16..aa53797dbfc1 100644
--- a/drivers/clk/rockchip/clk-rk3128.c
+++ b/drivers/clk/rockchip/clk-rk3128.c
@@ -117,9 +117,10 @@ static struct rockchip_cpuclk_rate_table rk3128_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3128_cpuclk_data = {
-	.core_reg = RK2928_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK2928_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 7,
diff --git a/drivers/clk/rockchip/clk-rk3188.c b/drivers/clk/rockchip/clk-rk3188.c
index 0b76ad34de00..ee6d48d147d5 100644
--- a/drivers/clk/rockchip/clk-rk3188.c
+++ b/drivers/clk/rockchip/clk-rk3188.c
@@ -145,9 +145,10 @@ static struct rockchip_cpuclk_rate_table rk3066_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3066_cpuclk_data = {
-	.core_reg = RK2928_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK2928_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 8,
diff --git a/drivers/clk/rockchip/clk-rk3228.c b/drivers/clk/rockchip/clk-rk3228.c
index 47d6482dda9d..a24a35553e13 100644
--- a/drivers/clk/rockchip/clk-rk3228.c
+++ b/drivers/clk/rockchip/clk-rk3228.c
@@ -119,9 +119,10 @@ static struct rockchip_cpuclk_rate_table rk3228_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3228_cpuclk_data = {
-	.core_reg = RK2928_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK2928_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 6,
diff --git a/drivers/clk/rockchip/clk-rk3288.c b/drivers/clk/rockchip/clk-rk3288.c
index 93c794695c46..baa5aebd3277 100644
--- a/drivers/clk/rockchip/clk-rk3288.c
+++ b/drivers/clk/rockchip/clk-rk3288.c
@@ -179,9 +179,10 @@ static struct rockchip_cpuclk_rate_table rk3288_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3288_cpuclk_data = {
-	.core_reg = RK3288_CLKSEL_CON(0),
-	.div_core_shift = 8,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK3288_CLKSEL_CON(0),
+	.div_core_shift[0] = 8,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 15,
diff --git a/drivers/clk/rockchip/clk-rk3308.c b/drivers/clk/rockchip/clk-rk3308.c
index 5bf15f2a44b7..2c3bd0c749f2 100644
--- a/drivers/clk/rockchip/clk-rk3308.c
+++ b/drivers/clk/rockchip/clk-rk3308.c
@@ -109,9 +109,10 @@ static struct rockchip_cpuclk_rate_table rk3308_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3308_cpuclk_data = {
-	.core_reg = RK3308_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0xf,
+	.core_reg[0] = RK3308_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0xf,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 6,
diff --git a/drivers/clk/rockchip/clk-rk3328.c b/drivers/clk/rockchip/clk-rk3328.c
index 2429b7c2a8b3..267ab54937d3 100644
--- a/drivers/clk/rockchip/clk-rk3328.c
+++ b/drivers/clk/rockchip/clk-rk3328.c
@@ -130,9 +130,10 @@ static struct rockchip_cpuclk_rate_table rk3328_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3328_cpuclk_data = {
-	.core_reg = RK3328_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK3328_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 3,
 	.mux_core_shift = 6,
diff --git a/drivers/clk/rockchip/clk-rk3368.c b/drivers/clk/rockchip/clk-rk3368.c
index 9a0dab9448db..2c50cc2cc6db 100644
--- a/drivers/clk/rockchip/clk-rk3368.c
+++ b/drivers/clk/rockchip/clk-rk3368.c
@@ -154,9 +154,10 @@ static struct clk_div_table div_ddrphy_t[] = {
 #define IFLAGS ROCKCHIP_INVERTER_HIWORD_MASK
 
 static const struct rockchip_cpuclk_reg_data rk3368_cpuclkb_data = {
-	.core_reg = RK3368_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK3368_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 7,
@@ -164,11 +165,12 @@ static const struct rockchip_cpuclk_reg_data rk3368_cpuclkb_data = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3368_cpuclkl_data = {
-	.core_reg = RK3368_CLKSEL_CON(2),
-	.div_core_shift = 0,
+	.core_reg[0] = RK3368_CLKSEL_CON(2),
+	.div_core_shift[0] = 0,
 	.mux_core_alt = 1,
+	.num_cores = 1,
 	.mux_core_main = 0,
-	.div_core_mask = 0x1f,
+	.div_core_mask[0] = 0x1f,
 	.mux_core_shift = 7,
 	.mux_core_mask = 0x1,
 };
diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c
index 7df2f1e00347..311ffb3308a8 100644
--- a/drivers/clk/rockchip/clk-rk3399.c
+++ b/drivers/clk/rockchip/clk-rk3399.c
@@ -291,9 +291,10 @@ static struct rockchip_clk_branch rk3399_pmuclk_wifi_fracmux __initdata =
 			RK3399_PMU_CLKSEL_CON(1), 14, 1, MFLAGS);
 
 static const struct rockchip_cpuclk_reg_data rk3399_cpuclkl_data = {
-	.core_reg = RK3399_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK3399_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 3,
 	.mux_core_main = 0,
 	.mux_core_shift = 6,
@@ -301,9 +302,10 @@ static const struct rockchip_cpuclk_reg_data rk3399_cpuclkl_data = {
 };
 
 static const struct rockchip_cpuclk_reg_data rk3399_cpuclkb_data = {
-	.core_reg = RK3399_CLKSEL_CON(2),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RK3399_CLKSEL_CON(2),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 3,
 	.mux_core_main = 1,
 	.mux_core_shift = 6,
diff --git a/drivers/clk/rockchip/clk-rv1108.c b/drivers/clk/rockchip/clk-rv1108.c
index 5947d3192866..5f49af3c970a 100644
--- a/drivers/clk/rockchip/clk-rv1108.c
+++ b/drivers/clk/rockchip/clk-rv1108.c
@@ -106,9 +106,10 @@ static struct rockchip_cpuclk_rate_table rv1108_cpuclk_rates[] __initdata = {
 };
 
 static const struct rockchip_cpuclk_reg_data rv1108_cpuclk_data = {
-	.core_reg = RV1108_CLKSEL_CON(0),
-	.div_core_shift = 0,
-	.div_core_mask = 0x1f,
+	.core_reg[0] = RV1108_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.num_cores = 1,
 	.mux_core_alt = 1,
 	.mux_core_main = 0,
 	.mux_core_shift = 8,
diff --git a/drivers/clk/rockchip/clk.h b/drivers/clk/rockchip/clk.h
index 2271a84124b0..7e60ac810101 100644
--- a/drivers/clk/rockchip/clk.h
+++ b/drivers/clk/rockchip/clk.h
@@ -323,6 +323,7 @@ struct rockchip_cpuclk_clksel {
 };
 
 #define ROCKCHIP_CPUCLK_NUM_DIVIDERS	2
+#define ROCKCHIP_CPUCLK_MAX_CORES	4
 struct rockchip_cpuclk_rate_table {
 	unsigned long prate;
 	struct rockchip_cpuclk_clksel divs[ROCKCHIP_CPUCLK_NUM_DIVIDERS];
@@ -330,22 +331,23 @@ struct rockchip_cpuclk_rate_table {
 
 /**
  * struct rockchip_cpuclk_reg_data - register offsets and masks of the cpuclock
- * @core_reg:		register offset of the core settings register
- * @div_core_shift:	core divider offset used to divide the pll value
- * @div_core_mask:	core divider mask
- * @mux_core_alt:	mux value to select alternate parent
+ * @core_reg[]:	register offset of the cores setting register
+ * @div_core_shift[]:	cores divider offset used to divide the pll value
+ * @div_core_mask[]:	cores divider mask
+ * @num_cores:	number of cpu cores
  * @mux_core_main:	mux value to select main parent of core
  * @mux_core_shift:	offset of the core multiplexer
  * @mux_core_mask:	core multiplexer mask
  */
 struct rockchip_cpuclk_reg_data {
-	int		core_reg;
-	u8		div_core_shift;
-	u32		div_core_mask;
-	u8		mux_core_alt;
-	u8		mux_core_main;
-	u8		mux_core_shift;
-	u32		mux_core_mask;
+	int	core_reg[ROCKCHIP_CPUCLK_MAX_CORES];
+	u8	div_core_shift[ROCKCHIP_CPUCLK_MAX_CORES];
+	u32	div_core_mask[ROCKCHIP_CPUCLK_MAX_CORES];
+	int	num_cores;
+	u8	mux_core_alt;
+	u8	mux_core_main;
+	u8	mux_core_shift;
+	u32	mux_core_mask;
 };
 
 struct clk *rockchip_clk_register_cpuclk(const char *name,
-- 
2.17.1




_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

Re: [PATCH v3 3/4] clk: rockchip: support more core div setting

[Kever Yang]

On 2021/3/1 下午2:47, Elaine Zhang wrote:
> Use arrays to support more core independent div settings.
> A55 supports each core to work at different frequencies, and each core
> has an independent divider control.
>
> Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>

Patch looks good to me.

Reviewed-by: Kever Yang <kever.yang@rock-chips.com>

Thanks,
- Kever
> ---
>   drivers/clk/rockchip/clk-cpu.c    | 53 +++++++++++++++++--------------
>   drivers/clk/rockchip/clk-px30.c   |  7 ++--
>   drivers/clk/rockchip/clk-rk3036.c |  7 ++--
>   drivers/clk/rockchip/clk-rk3128.c |  7 ++--
>   drivers/clk/rockchip/clk-rk3188.c |  7 ++--
>   drivers/clk/rockchip/clk-rk3228.c |  7 ++--
>   drivers/clk/rockchip/clk-rk3288.c |  7 ++--
>   drivers/clk/rockchip/clk-rk3308.c |  7 ++--
>   drivers/clk/rockchip/clk-rk3328.c |  7 ++--
>   drivers/clk/rockchip/clk-rk3368.c | 14 ++++----
>   drivers/clk/rockchip/clk-rk3399.c | 14 ++++----
>   drivers/clk/rockchip/clk-rv1108.c |  7 ++--
>   drivers/clk/rockchip/clk.h        | 24 +++++++-------
>   13 files changed, 94 insertions(+), 74 deletions(-)
>
> diff --git a/drivers/clk/rockchip/clk-cpu.c b/drivers/clk/rockchip/clk-cpu.c
> index fa9027fb1920..47288197c9d7 100644
> --- a/drivers/clk/rockchip/clk-cpu.c
> +++ b/drivers/clk/rockchip/clk-cpu.c
> @@ -84,10 +84,10 @@ static unsigned long rockchip_cpuclk_recalc_rate(struct clk_hw *hw,
>   {
>   	struct rockchip_cpuclk *cpuclk = to_rockchip_cpuclk_hw(hw);
>   	const struct rockchip_cpuclk_reg_data *reg_data = cpuclk->reg_data;
> -	u32 clksel0 = readl_relaxed(cpuclk->reg_base + reg_data->core_reg);
> +	u32 clksel0 = readl_relaxed(cpuclk->reg_base + reg_data->core_reg[0]);
>   
> -	clksel0 >>= reg_data->div_core_shift;
> -	clksel0 &= reg_data->div_core_mask;
> +	clksel0 >>= reg_data->div_core_shift[0];
> +	clksel0 &= reg_data->div_core_mask[0];
>   	return parent_rate / (clksel0 + 1);
>   }
>   
> @@ -120,6 +120,7 @@ static int rockchip_cpuclk_pre_rate_change(struct rockchip_cpuclk *cpuclk,
>   	const struct rockchip_cpuclk_rate_table *rate;
>   	unsigned long alt_prate, alt_div;
>   	unsigned long flags;
> +	int i = 0;
>   
>   	/* check validity of the new rate */
>   	rate = rockchip_get_cpuclk_settings(cpuclk, ndata->new_rate);
> @@ -142,10 +143,10 @@ static int rockchip_cpuclk_pre_rate_change(struct rockchip_cpuclk *cpuclk,
>   	if (alt_prate > ndata->old_rate) {
>   		/* calculate dividers */
>   		alt_div =  DIV_ROUND_UP(alt_prate, ndata->old_rate) - 1;
> -		if (alt_div > reg_data->div_core_mask) {
> +		if (alt_div > reg_data->div_core_mask[0]) {
>   			pr_warn("%s: limiting alt-divider %lu to %d\n",
> -				__func__, alt_div, reg_data->div_core_mask);
> -			alt_div = reg_data->div_core_mask;
> +				__func__, alt_div, reg_data->div_core_mask[0]);
> +			alt_div = reg_data->div_core_mask[0];
>   		}
>   
>   		/*
> @@ -158,19 +159,17 @@ static int rockchip_cpuclk_pre_rate_change(struct rockchip_cpuclk *cpuclk,
>   		pr_debug("%s: setting div %lu as alt-rate %lu > old-rate %lu\n",
>   			 __func__, alt_div, alt_prate, ndata->old_rate);
>   
> -		writel(HIWORD_UPDATE(alt_div, reg_data->div_core_mask,
> -					      reg_data->div_core_shift) |
> -		       HIWORD_UPDATE(reg_data->mux_core_alt,
> -				     reg_data->mux_core_mask,
> -				     reg_data->mux_core_shift),
> -		       cpuclk->reg_base + reg_data->core_reg);
> -	} else {
> -		/* select alternate parent */
> -		writel(HIWORD_UPDATE(reg_data->mux_core_alt,
> -				     reg_data->mux_core_mask,
> -				     reg_data->mux_core_shift),
> -		       cpuclk->reg_base + reg_data->core_reg);
> +		for (i = 0; i < reg_data->num_cores; i++) {
> +			writel(HIWORD_UPDATE(alt_div, reg_data->div_core_mask[i],
> +					     reg_data->div_core_shift[i]),
> +			       cpuclk->reg_base + reg_data->core_reg[i]);
> +		}
>   	}
> +	/* select alternate parent */
> +	writel(HIWORD_UPDATE(reg_data->mux_core_alt,
> +			     reg_data->mux_core_mask,
> +			     reg_data->mux_core_shift),
> +	       cpuclk->reg_base + reg_data->core_reg[0]);
>   
>   	spin_unlock_irqrestore(cpuclk->lock, flags);
>   	return 0;
> @@ -182,6 +181,7 @@ static int rockchip_cpuclk_post_rate_change(struct rockchip_cpuclk *cpuclk,
>   	const struct rockchip_cpuclk_reg_data *reg_data = cpuclk->reg_data;
>   	const struct rockchip_cpuclk_rate_table *rate;
>   	unsigned long flags;
> +	int i = 0;
>   
>   	rate = rockchip_get_cpuclk_settings(cpuclk, ndata->new_rate);
>   	if (!rate) {
> @@ -202,12 +202,17 @@ static int rockchip_cpuclk_post_rate_change(struct rockchip_cpuclk *cpuclk,
>   	 * primary parent by the extra dividers that were needed for the alt.
>   	 */
>   
> -	writel(HIWORD_UPDATE(0, reg_data->div_core_mask,
> -				reg_data->div_core_shift) |
> -	       HIWORD_UPDATE(reg_data->mux_core_main,
> -				reg_data->mux_core_mask,
> -				reg_data->mux_core_shift),
> -	       cpuclk->reg_base + reg_data->core_reg);
> +	writel(HIWORD_UPDATE(reg_data->mux_core_main,
> +			     reg_data->mux_core_mask,
> +			     reg_data->mux_core_shift),
> +	       cpuclk->reg_base + reg_data->core_reg[0]);
> +
> +	/* remove dividers */
> +	for (i = 0; i < reg_data->num_cores; i++) {
> +		writel(HIWORD_UPDATE(0, reg_data->div_core_mask[i],
> +				     reg_data->div_core_shift[i]),
> +		       cpuclk->reg_base + reg_data->core_reg[i]);
> +	}
>   
>   	if (ndata->old_rate > ndata->new_rate)
>   		rockchip_cpuclk_set_dividers(cpuclk, rate);
> diff --git a/drivers/clk/rockchip/clk-px30.c b/drivers/clk/rockchip/clk-px30.c
> index 6fb9c98b7d24..b58619eb412b 100644
> --- a/drivers/clk/rockchip/clk-px30.c
> +++ b/drivers/clk/rockchip/clk-px30.c
> @@ -124,9 +124,10 @@ static struct rockchip_cpuclk_rate_table px30_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data px30_cpuclk_data = {
> -	.core_reg = PX30_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0xf,
> +	.core_reg[0] = PX30_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0xf,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 7,
> diff --git a/drivers/clk/rockchip/clk-rk3036.c b/drivers/clk/rockchip/clk-rk3036.c
> index 6a46f85ad837..91d56ad45817 100644
> --- a/drivers/clk/rockchip/clk-rk3036.c
> +++ b/drivers/clk/rockchip/clk-rk3036.c
> @@ -102,9 +102,10 @@ static struct rockchip_cpuclk_rate_table rk3036_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3036_cpuclk_data = {
> -	.core_reg = RK2928_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK2928_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 7,
> diff --git a/drivers/clk/rockchip/clk-rk3128.c b/drivers/clk/rockchip/clk-rk3128.c
> index 4b1122e98e16..aa53797dbfc1 100644
> --- a/drivers/clk/rockchip/clk-rk3128.c
> +++ b/drivers/clk/rockchip/clk-rk3128.c
> @@ -117,9 +117,10 @@ static struct rockchip_cpuclk_rate_table rk3128_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3128_cpuclk_data = {
> -	.core_reg = RK2928_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK2928_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 7,
> diff --git a/drivers/clk/rockchip/clk-rk3188.c b/drivers/clk/rockchip/clk-rk3188.c
> index 0b76ad34de00..ee6d48d147d5 100644
> --- a/drivers/clk/rockchip/clk-rk3188.c
> +++ b/drivers/clk/rockchip/clk-rk3188.c
> @@ -145,9 +145,10 @@ static struct rockchip_cpuclk_rate_table rk3066_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3066_cpuclk_data = {
> -	.core_reg = RK2928_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK2928_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 8,
> diff --git a/drivers/clk/rockchip/clk-rk3228.c b/drivers/clk/rockchip/clk-rk3228.c
> index 47d6482dda9d..a24a35553e13 100644
> --- a/drivers/clk/rockchip/clk-rk3228.c
> +++ b/drivers/clk/rockchip/clk-rk3228.c
> @@ -119,9 +119,10 @@ static struct rockchip_cpuclk_rate_table rk3228_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3228_cpuclk_data = {
> -	.core_reg = RK2928_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK2928_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 6,
> diff --git a/drivers/clk/rockchip/clk-rk3288.c b/drivers/clk/rockchip/clk-rk3288.c
> index 93c794695c46..baa5aebd3277 100644
> --- a/drivers/clk/rockchip/clk-rk3288.c
> +++ b/drivers/clk/rockchip/clk-rk3288.c
> @@ -179,9 +179,10 @@ static struct rockchip_cpuclk_rate_table rk3288_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3288_cpuclk_data = {
> -	.core_reg = RK3288_CLKSEL_CON(0),
> -	.div_core_shift = 8,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK3288_CLKSEL_CON(0),
> +	.div_core_shift[0] = 8,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 15,
> diff --git a/drivers/clk/rockchip/clk-rk3308.c b/drivers/clk/rockchip/clk-rk3308.c
> index 5bf15f2a44b7..2c3bd0c749f2 100644
> --- a/drivers/clk/rockchip/clk-rk3308.c
> +++ b/drivers/clk/rockchip/clk-rk3308.c
> @@ -109,9 +109,10 @@ static struct rockchip_cpuclk_rate_table rk3308_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3308_cpuclk_data = {
> -	.core_reg = RK3308_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0xf,
> +	.core_reg[0] = RK3308_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0xf,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 6,
> diff --git a/drivers/clk/rockchip/clk-rk3328.c b/drivers/clk/rockchip/clk-rk3328.c
> index 2429b7c2a8b3..267ab54937d3 100644
> --- a/drivers/clk/rockchip/clk-rk3328.c
> +++ b/drivers/clk/rockchip/clk-rk3328.c
> @@ -130,9 +130,10 @@ static struct rockchip_cpuclk_rate_table rk3328_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3328_cpuclk_data = {
> -	.core_reg = RK3328_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK3328_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 3,
>   	.mux_core_shift = 6,
> diff --git a/drivers/clk/rockchip/clk-rk3368.c b/drivers/clk/rockchip/clk-rk3368.c
> index 9a0dab9448db..2c50cc2cc6db 100644
> --- a/drivers/clk/rockchip/clk-rk3368.c
> +++ b/drivers/clk/rockchip/clk-rk3368.c
> @@ -154,9 +154,10 @@ static struct clk_div_table div_ddrphy_t[] = {
>   #define IFLAGS ROCKCHIP_INVERTER_HIWORD_MASK
>   
>   static const struct rockchip_cpuclk_reg_data rk3368_cpuclkb_data = {
> -	.core_reg = RK3368_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK3368_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 7,
> @@ -164,11 +165,12 @@ static const struct rockchip_cpuclk_reg_data rk3368_cpuclkb_data = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3368_cpuclkl_data = {
> -	.core_reg = RK3368_CLKSEL_CON(2),
> -	.div_core_shift = 0,
> +	.core_reg[0] = RK3368_CLKSEL_CON(2),
> +	.div_core_shift[0] = 0,
>   	.mux_core_alt = 1,
> +	.num_cores = 1,
>   	.mux_core_main = 0,
> -	.div_core_mask = 0x1f,
> +	.div_core_mask[0] = 0x1f,
>   	.mux_core_shift = 7,
>   	.mux_core_mask = 0x1,
>   };
> diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c
> index 7df2f1e00347..311ffb3308a8 100644
> --- a/drivers/clk/rockchip/clk-rk3399.c
> +++ b/drivers/clk/rockchip/clk-rk3399.c
> @@ -291,9 +291,10 @@ static struct rockchip_clk_branch rk3399_pmuclk_wifi_fracmux __initdata =
>   			RK3399_PMU_CLKSEL_CON(1), 14, 1, MFLAGS);
>   
>   static const struct rockchip_cpuclk_reg_data rk3399_cpuclkl_data = {
> -	.core_reg = RK3399_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK3399_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 3,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 6,
> @@ -301,9 +302,10 @@ static const struct rockchip_cpuclk_reg_data rk3399_cpuclkl_data = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rk3399_cpuclkb_data = {
> -	.core_reg = RK3399_CLKSEL_CON(2),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RK3399_CLKSEL_CON(2),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 3,
>   	.mux_core_main = 1,
>   	.mux_core_shift = 6,
> diff --git a/drivers/clk/rockchip/clk-rv1108.c b/drivers/clk/rockchip/clk-rv1108.c
> index 5947d3192866..5f49af3c970a 100644
> --- a/drivers/clk/rockchip/clk-rv1108.c
> +++ b/drivers/clk/rockchip/clk-rv1108.c
> @@ -106,9 +106,10 @@ static struct rockchip_cpuclk_rate_table rv1108_cpuclk_rates[] __initdata = {
>   };
>   
>   static const struct rockchip_cpuclk_reg_data rv1108_cpuclk_data = {
> -	.core_reg = RV1108_CLKSEL_CON(0),
> -	.div_core_shift = 0,
> -	.div_core_mask = 0x1f,
> +	.core_reg[0] = RV1108_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.num_cores = 1,
>   	.mux_core_alt = 1,
>   	.mux_core_main = 0,
>   	.mux_core_shift = 8,
> diff --git a/drivers/clk/rockchip/clk.h b/drivers/clk/rockchip/clk.h
> index 2271a84124b0..7e60ac810101 100644
> --- a/drivers/clk/rockchip/clk.h
> +++ b/drivers/clk/rockchip/clk.h
> @@ -323,6 +323,7 @@ struct rockchip_cpuclk_clksel {
>   };
>   
>   #define ROCKCHIP_CPUCLK_NUM_DIVIDERS	2
> +#define ROCKCHIP_CPUCLK_MAX_CORES	4
>   struct rockchip_cpuclk_rate_table {
>   	unsigned long prate;
>   	struct rockchip_cpuclk_clksel divs[ROCKCHIP_CPUCLK_NUM_DIVIDERS];
> @@ -330,22 +331,23 @@ struct rockchip_cpuclk_rate_table {
>   
>   /**
>    * struct rockchip_cpuclk_reg_data - register offsets and masks of the cpuclock
> - * @core_reg:		register offset of the core settings register
> - * @div_core_shift:	core divider offset used to divide the pll value
> - * @div_core_mask:	core divider mask
> - * @mux_core_alt:	mux value to select alternate parent
> + * @core_reg[]:	register offset of the cores setting register
> + * @div_core_shift[]:	cores divider offset used to divide the pll value
> + * @div_core_mask[]:	cores divider mask
> + * @num_cores:	number of cpu cores
>    * @mux_core_main:	mux value to select main parent of core
>    * @mux_core_shift:	offset of the core multiplexer
>    * @mux_core_mask:	core multiplexer mask
>    */
>   struct rockchip_cpuclk_reg_data {
> -	int		core_reg;
> -	u8		div_core_shift;
> -	u32		div_core_mask;
> -	u8		mux_core_alt;
> -	u8		mux_core_main;
> -	u8		mux_core_shift;
> -	u32		mux_core_mask;
> +	int	core_reg[ROCKCHIP_CPUCLK_MAX_CORES];
> +	u8	div_core_shift[ROCKCHIP_CPUCLK_MAX_CORES];
> +	u32	div_core_mask[ROCKCHIP_CPUCLK_MAX_CORES];
> +	int	num_cores;
> +	u8	mux_core_alt;
> +	u8	mux_core_main;
> +	u8	mux_core_shift;
> +	u32	mux_core_mask;
>   };
>   
>   struct clk *rockchip_clk_register_cpuclk(const char *name,



_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

[PATCH v3 4/4] clk: rockchip: add clock controller for rk3568

[Elaine Zhang]

Add the clock tree definition for the new rk3568 SoC.

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 drivers/clk/rockchip/Kconfig      |    7 +
 drivers/clk/rockchip/Makefile     |    1 +
 drivers/clk/rockchip/clk-rk3568.c | 1726 +++++++++++++++++++++++++++++
 drivers/clk/rockchip/clk.h        |   30 +-
 4 files changed, 1763 insertions(+), 1 deletion(-)
 create mode 100644 drivers/clk/rockchip/clk-rk3568.c

diff --git a/drivers/clk/rockchip/Kconfig b/drivers/clk/rockchip/Kconfig
index effd05032e85..2e31901f4213 100644
--- a/drivers/clk/rockchip/Kconfig
+++ b/drivers/clk/rockchip/Kconfig
@@ -85,4 +85,11 @@ config CLK_RK3399
 	default y
 	help
 	  Build the driver for RK3399 Clock Driver.
+
+config CLK_RK3568
+	tristate "Rockchip RK3568 clock controller support"
+	depends on (ARM64 || COMPILE_TEST)
+	default y
+	help
+	  Build the driver for RK3568 Clock Driver.
 endif
diff --git a/drivers/clk/rockchip/Makefile b/drivers/clk/rockchip/Makefile
index a99e4d9bbae1..2b78f1247372 100644
--- a/drivers/clk/rockchip/Makefile
+++ b/drivers/clk/rockchip/Makefile
@@ -26,3 +26,4 @@ obj-$(CONFIG_CLK_RK3308)        += clk-rk3308.o
 obj-$(CONFIG_CLK_RK3328)        += clk-rk3328.o
 obj-$(CONFIG_CLK_RK3368)        += clk-rk3368.o
 obj-$(CONFIG_CLK_RK3399)        += clk-rk3399.o
+obj-$(CONFIG_CLK_RK3568)	+= clk-rk3568.o
diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c
new file mode 100644
index 000000000000..60913aa91897
--- /dev/null
+++ b/drivers/clk/rockchip/clk-rk3568.c
@@ -0,0 +1,1726 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (c) 2021 Rockchip Electronics Co. Ltd.
+ * Author: Elaine Zhang <zhangqing@rock-chips.com>
+ */
+
+#include <linux/clk-provider.h>
+#include <linux/module.h>
+#include <linux/of.h>
+#include <linux/of_device.h>
+#include <linux/of_address.h>
+#include <linux/syscore_ops.h>
+#include <dt-bindings/clock/rk3568-cru.h>
+#include "clk.h"
+
+#define RK3568_GRF_SOC_STATUS0	0x580
+
+enum rk3568_pmu_plls {
+	ppll, hpll,
+};
+
+enum rk3568_plls {
+	apll, dpll, gpll, cpll, npll, vpll,
+};
+
+static struct rockchip_pll_rate_table rk3568_pll_rates[] = {
+	/* _mhz, _refdiv, _fbdiv, _postdiv1, _postdiv2, _dsmpd, _frac */
+	RK3036_PLL_RATE(2208000000, 1, 92, 1, 1, 1, 0),
+	RK3036_PLL_RATE(2184000000, 1, 91, 1, 1, 1, 0),
+	RK3036_PLL_RATE(2160000000, 1, 90, 1, 1, 1, 0),
+	RK3036_PLL_RATE(2088000000, 1, 87, 1, 1, 1, 0),
+	RK3036_PLL_RATE(2064000000, 1, 86, 1, 1, 1, 0),
+	RK3036_PLL_RATE(2040000000, 1, 85, 1, 1, 1, 0),
+	RK3036_PLL_RATE(2016000000, 1, 84, 1, 1, 1, 0),
+	RK3036_PLL_RATE(1992000000, 1, 83, 1, 1, 1, 0),
+	RK3036_PLL_RATE(1920000000, 1, 80, 1, 1, 1, 0),
+	RK3036_PLL_RATE(1896000000, 1, 79, 1, 1, 1, 0),
+	RK3036_PLL_RATE(1800000000, 1, 75, 1, 1, 1, 0),
+	RK3036_PLL_RATE(1704000000, 1, 71, 1, 1, 1, 0),
+	RK3036_PLL_RATE(1608000000, 1, 67, 1, 1, 1, 0),
+	RK3036_PLL_RATE(1600000000, 3, 200, 1, 1, 1, 0),
+	RK3036_PLL_RATE(1584000000, 1, 132, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1560000000, 1, 130, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1536000000, 1, 128, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1512000000, 1, 126, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1488000000, 1, 124, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1464000000, 1, 122, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1440000000, 1, 120, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1416000000, 1, 118, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1400000000, 3, 350, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1392000000, 1, 116, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1368000000, 1, 114, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1344000000, 1, 112, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1320000000, 1, 110, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1296000000, 1, 108, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1272000000, 1, 106, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1248000000, 1, 104, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1200000000, 1, 100, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1188000000, 1, 99, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1104000000, 1, 92, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1100000000, 3, 275, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1008000000, 1, 84, 2, 1, 1, 0),
+	RK3036_PLL_RATE(1000000000, 3, 250, 2, 1, 1, 0),
+	RK3036_PLL_RATE(912000000, 1, 76, 2, 1, 1, 0),
+	RK3036_PLL_RATE(816000000, 1, 68, 2, 1, 1, 0),
+	RK3036_PLL_RATE(800000000, 3, 200, 2, 1, 1, 0),
+	RK3036_PLL_RATE(700000000, 3, 350, 4, 1, 1, 0),
+	RK3036_PLL_RATE(696000000, 1, 116, 4, 1, 1, 0),
+	RK3036_PLL_RATE(600000000, 1, 100, 4, 1, 1, 0),
+	RK3036_PLL_RATE(594000000, 1, 99, 4, 1, 1, 0),
+	RK3036_PLL_RATE(500000000, 1, 125, 6, 1, 1, 0),
+	RK3036_PLL_RATE(408000000, 1, 68, 2, 2, 1, 0),
+	RK3036_PLL_RATE(312000000, 1, 78, 6, 1, 1, 0),
+	RK3036_PLL_RATE(216000000, 1, 72, 4, 2, 1, 0),
+	RK3036_PLL_RATE(200000000, 1, 100, 3, 4, 1, 0),
+	RK3036_PLL_RATE(148500000, 1, 99, 4, 4, 1, 0),
+	RK3036_PLL_RATE(100000000, 1, 150, 6, 6, 1, 0),
+	RK3036_PLL_RATE(96000000, 1, 96, 6, 4, 1, 0),
+	RK3036_PLL_RATE(74250000, 2, 99, 4, 4, 1, 0),
+	{ /* sentinel */ },
+};
+
+#define RK3568_DIV_ATCLK_CORE_MASK	0x1f
+#define RK3568_DIV_ATCLK_CORE_SHIFT	0
+#define RK3568_DIV_GICCLK_CORE_MASK	0x1f
+#define RK3568_DIV_GICCLK_CORE_SHIFT	8
+#define RK3568_DIV_PCLK_CORE_MASK	0x1f
+#define RK3568_DIV_PCLK_CORE_SHIFT	0
+#define RK3568_DIV_PERIPHCLK_CORE_MASK	0x1f
+#define RK3568_DIV_PERIPHCLK_CORE_SHIFT	8
+#define RK3568_DIV_ACLK_CORE_MASK	0x1f
+#define RK3568_DIV_ACLK_CORE_SHIFT	8
+
+#define RK3568_DIV_SCLK_CORE_MASK	0xf
+#define RK3568_DIV_SCLK_CORE_SHIFT	0
+#define RK3568_MUX_SCLK_CORE_MASK	0x3
+#define RK3568_MUX_SCLK_CORE_SHIFT	8
+#define RK3568_MUX_SCLK_CORE_NPLL_MASK	0x1
+#define RK3568_MUX_SCLK_CORE_NPLL_SHIFT	15
+#define RK3568_MUX_CLK_CORE_APLL_MASK	0x1
+#define RK3568_MUX_CLK_CORE_APLL_SHIFT	7
+#define RK3568_MUX_CLK_PVTPLL_MASK	0x1
+#define RK3568_MUX_CLK_PVTPLL_SHIFT	15
+
+#define RK3568_CLKSEL1(_sclk_core)					\
+{								\
+	.reg = RK3568_CLKSEL_CON(2),				\
+	.val = HIWORD_UPDATE(_sclk_core, RK3568_MUX_SCLK_CORE_NPLL_MASK, \
+			RK3568_MUX_SCLK_CORE_NPLL_SHIFT) |		\
+	       HIWORD_UPDATE(_sclk_core, RK3568_MUX_SCLK_CORE_MASK, \
+			RK3568_MUX_SCLK_CORE_SHIFT) |		\
+		HIWORD_UPDATE(1, RK3568_DIV_SCLK_CORE_MASK, \
+			RK3568_DIV_SCLK_CORE_SHIFT),		\
+}
+
+#define RK3568_CLKSEL2(_aclk_core)					\
+{								\
+	.reg = RK3568_CLKSEL_CON(5),				\
+	.val = HIWORD_UPDATE(_aclk_core, RK3568_DIV_ACLK_CORE_MASK, \
+			RK3568_DIV_ACLK_CORE_SHIFT),		\
+}
+
+#define RK3568_CLKSEL3(_atclk_core, _gic_core)	\
+{								\
+	.reg = RK3568_CLKSEL_CON(3),				\
+	.val = HIWORD_UPDATE(_atclk_core, RK3568_DIV_ATCLK_CORE_MASK, \
+			RK3568_DIV_ATCLK_CORE_SHIFT) |		\
+	       HIWORD_UPDATE(_gic_core, RK3568_DIV_GICCLK_CORE_MASK, \
+			RK3568_DIV_GICCLK_CORE_SHIFT),		\
+}
+
+#define RK3568_CLKSEL4(_pclk_core, _periph_core)	\
+{								\
+	.reg = RK3568_CLKSEL_CON(4),				\
+	.val = HIWORD_UPDATE(_pclk_core, RK3568_DIV_PCLK_CORE_MASK, \
+			RK3568_DIV_PCLK_CORE_SHIFT) |		\
+	       HIWORD_UPDATE(_periph_core, RK3568_DIV_PERIPHCLK_CORE_MASK, \
+			RK3568_DIV_PERIPHCLK_CORE_SHIFT),		\
+}
+
+#define RK3568_CPUCLK_RATE(_prate, _sclk, _acore, _atcore, _gicclk, _pclk, _periph) \
+{								\
+	.prate = _prate##U,					\
+	.divs = {						\
+		RK3568_CLKSEL1(_sclk),				\
+		RK3568_CLKSEL2(_acore),				\
+		RK3568_CLKSEL3(_atcore, _gicclk),		\
+		RK3568_CLKSEL4(_pclk, _periph),			\
+	},							\
+}
+
+static struct rockchip_cpuclk_rate_table rk3568_cpuclk_rates[] __initdata = {
+	RK3568_CPUCLK_RATE(1800000000, 0, 1, 7, 7, 7, 7),
+	RK3568_CPUCLK_RATE(1704000000, 0, 1, 7, 7, 7, 7),
+	RK3568_CPUCLK_RATE(1608000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1584000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1560000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1536000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1512000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1488000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1464000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1440000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1416000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1392000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1368000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1344000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1320000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1296000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1272000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1248000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1224000000, 0, 1, 5, 5, 5, 5),
+	RK3568_CPUCLK_RATE(1200000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(1104000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(1008000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(912000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(816000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(696000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(600000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(408000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(312000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(216000000, 0, 1, 3, 3, 3, 3),
+	RK3568_CPUCLK_RATE(96000000, 0, 1, 3, 3, 3, 3),
+};
+
+static const struct rockchip_cpuclk_reg_data rk3568_cpuclk_data = {
+	.core_reg[0] = RK3568_CLKSEL_CON(0),
+	.div_core_shift[0] = 0,
+	.div_core_mask[0] = 0x1f,
+	.core_reg[1] = RK3568_CLKSEL_CON(0),
+	.div_core_shift[1] = 8,
+	.div_core_mask[1] = 0x1f,
+	.core_reg[2] = RK3568_CLKSEL_CON(1),
+	.div_core_shift[2] = 0,
+	.div_core_mask[2] = 0x1f,
+	.core_reg[3] = RK3568_CLKSEL_CON(1),
+	.div_core_shift[3] = 8,
+	.div_core_mask[3] = 0x1f,
+	.num_cores = 4,
+	.mux_core_alt = 1,
+	.mux_core_main = 0,
+	.mux_core_shift = 6,
+	.mux_core_mask = 0x1,
+};
+
+PNAME(mux_pll_p)			= { "xin24m" };
+PNAME(mux_usb480m_p)			= { "xin24m", "usb480m_phy", "clk_rtc_32k" };
+PNAME(mux_armclk_p)			= { "apll", "gpll" };
+PNAME(clk_i2s0_8ch_tx_p)		= { "clk_i2s0_8ch_tx_src", "clk_i2s0_8ch_tx_frac", "i2s0_mclkin", "xin_osc0_half" };
+PNAME(clk_i2s0_8ch_rx_p)		= { "clk_i2s0_8ch_rx_src", "clk_i2s0_8ch_rx_frac", "i2s0_mclkin", "xin_osc0_half" };
+PNAME(clk_i2s1_8ch_tx_p)		= { "clk_i2s1_8ch_tx_src", "clk_i2s1_8ch_tx_frac", "i2s1_mclkin", "xin_osc0_half" };
+PNAME(clk_i2s1_8ch_rx_p)		= { "clk_i2s1_8ch_rx_src", "clk_i2s1_8ch_rx_frac", "i2s1_mclkin", "xin_osc0_half" };
+PNAME(clk_i2s2_2ch_p)			= { "clk_i2s2_2ch_src", "clk_i2s2_2ch_frac", "i2s2_mclkin", "xin_osc0_half "};
+PNAME(clk_i2s3_2ch_tx_p)		= { "clk_i2s3_2ch_tx_src", "clk_i2s3_2ch_tx_frac", "i2s3_mclkin", "xin_osc0_half" };
+PNAME(clk_i2s3_2ch_rx_p)		= { "clk_i2s3_2ch_rx_src", "clk_i2s3_2ch_rx_frac", "i2s3_mclkin", "xin_osc0_half" };
+PNAME(mclk_spdif_8ch_p)			= { "mclk_spdif_8ch_src", "mclk_spdif_8ch_frac" };
+PNAME(sclk_audpwm_p)			= { "sclk_audpwm_src", "sclk_audpwm_frac" };
+PNAME(sclk_uart1_p)			= { "clk_uart1_src", "clk_uart1_frac", "xin24m" };
+PNAME(sclk_uart2_p)			= { "clk_uart2_src", "clk_uart2_frac", "xin24m" };
+PNAME(sclk_uart3_p)			= { "clk_uart3_src", "clk_uart3_frac", "xin24m" };
+PNAME(sclk_uart4_p)			= { "clk_uart4_src", "clk_uart4_frac", "xin24m" };
+PNAME(sclk_uart5_p)			= { "clk_uart5_src", "clk_uart5_frac", "xin24m" };
+PNAME(sclk_uart6_p)			= { "clk_uart6_src", "clk_uart6_frac", "xin24m" };
+PNAME(sclk_uart7_p)			= { "clk_uart7_src", "clk_uart7_frac", "xin24m" };
+PNAME(sclk_uart8_p)			= { "clk_uart8_src", "clk_uart8_frac", "xin24m" };
+PNAME(sclk_uart9_p)			= { "clk_uart9_src", "clk_uart9_frac", "xin24m" };
+PNAME(sclk_uart0_p)			= { "sclk_uart0_div", "sclk_uart0_frac", "xin24m" };
+PNAME(clk_rtc32k_pmu_p)			= { "clk_32k_pvtm", "xin32k", "clk_rtc32k_frac" };
+PNAME(mpll_gpll_cpll_npll_p)		= { "mpll", "gpll", "cpll", "npll" };
+PNAME(gpll_cpll_npll_p)			= { "gpll", "cpll", "npll" };
+PNAME(npll_gpll_p)			= { "npll", "gpll" };
+PNAME(cpll_gpll_p)			= { "cpll", "gpll" };
+PNAME(gpll_cpll_p)			= { "gpll", "cpll" };
+PNAME(gpll_cpll_npll_vpll_p)		= { "gpll", "cpll", "npll", "vpll" };
+PNAME(apll_gpll_npll_p)			= { "apll", "gpll", "npll" };
+PNAME(sclk_core_pre_p)			= { "sclk_core_src", "npll" };
+PNAME(gpll150_gpll100_gpll75_xin24m_p)	= { "gpll_150m", "gpll_100m", "gpll_75m", "xin24m" };
+PNAME(clk_gpu_pre_mux_p)		= { "clk_gpu_src", "gpu_pvtpll_out" };
+PNAME(clk_npu_pre_ndft_p)		= { "clk_npu_src", "dummy"};
+PNAME(clk_npu_p)			= { "clk_npu_pre_ndft", "npu_pvtpll_out" };
+PNAME(dpll_gpll_cpll_p)			= { "dpll", "gpll", "cpll" };
+PNAME(clk_ddr1x_p)			= { "clk_ddrphy1x_src", "dpll" };
+PNAME(gpll200_gpll150_gpll100_xin24m_p)	= { "gpll_200m", "gpll_150m", "gpll_100m", "xin24m" };
+PNAME(gpll100_gpll75_gpll50_p)		= { "gpll_100m", "gpll_75m", "cpll_50m" };
+PNAME(i2s0_mclkout_tx_p)		= { "clk_i2s0_8ch_tx", "xin_osc0_half" };
+PNAME(i2s0_mclkout_rx_p)		= { "clk_i2s0_8ch_rx", "xin_osc0_half" };
+PNAME(i2s1_mclkout_tx_p)		= { "clk_i2s1_8ch_tx", "xin_osc0_half" };
+PNAME(i2s1_mclkout_rx_p)		= { "clk_i2s1_8ch_rx", "xin_osc0_half" };
+PNAME(i2s2_mclkout_p)			= { "clk_i2s2_2ch", "xin_osc0_half" };
+PNAME(i2s3_mclkout_tx_p)		= { "clk_i2s3_2ch_tx", "xin_osc0_half" };
+PNAME(i2s3_mclkout_rx_p)		= { "clk_i2s3_2ch_rx", "xin_osc0_half" };
+PNAME(mclk_pdm_p)			= { "gpll_300m", "cpll_250m", "gpll_200m", "gpll_100m" };
+PNAME(clk_i2c_p)			= { "gpll_200m", "gpll_100m", "xin24m", "cpll_100m" };
+PNAME(gpll200_gpll150_gpll100_p)	= { "gpll_200m", "gpll_150m", "gpll_100m" };
+PNAME(gpll300_gpll200_gpll100_p)	= { "gpll_300m", "gpll_200m", "gpll_100m" };
+PNAME(clk_nandc_p)			= { "gpll_200m", "gpll_150m", "cpll_100m", "xin24m" };
+PNAME(sclk_sfc_p)			= { "xin24m", "cpll_50m", "gpll_75m", "gpll_100m", "cpll_125m", "gpll_150m" };
+PNAME(gpll200_gpll150_cpll125_p)	= { "gpll_200m", "gpll_150m", "cpll_125m" };
+PNAME(cclk_emmc_p)			= { "xin24m", "gpll_200m", "gpll_150m", "cpll_100m", "cpll_50m", "clk_osc0_div_375k" };
+PNAME(aclk_pipe_p)			= { "gpll_400m", "gpll_300m", "gpll_200m", "xin24m" };
+PNAME(gpll200_cpll125_p)		= { "gpll_200m", "cpll_125m" };
+PNAME(gpll300_gpll200_gpll100_xin24m_p)	= { "gpll_300m", "gpll_200m", "gpll_100m", "xin24m" };
+PNAME(clk_sdmmc_p)			= { "xin24m", "gpll_400m", "gpll_300m", "cpll_100m", "cpll_50m", "clk_osc0_div_750k" };
+PNAME(cpll125_cpll50_cpll25_xin24m_p)	= { "cpll_125m", "cpll_50m", "cpll_25m", "xin24m" };
+PNAME(clk_gmac_ptp_p)			= { "cpll_62p5", "gpll_100m", "cpll_50m", "xin24m" };
+PNAME(cpll333_gpll300_gpll200_p)	= { "cpll_333m", "gpll_300m", "gpll_200m" };
+PNAME(cpll_gpll_hpll_p)			= { "cpll", "gpll", "hpll" };
+PNAME(gpll_usb480m_xin24m_p)		= { "gpll", "usb480m", "xin24m", "xin24m" };
+PNAME(gpll300_cpll250_gpll100_xin24m_p)	= { "gpll_300m", "cpll_250m", "gpll_100m", "xin24m" };
+PNAME(cpll_gpll_hpll_vpll_p)		= { "cpll", "gpll", "hpll", "vpll" };
+PNAME(hpll_vpll_gpll_cpll_p)		= { "hpll", "vpll", "gpll", "cpll" };
+PNAME(gpll400_cpll333_gpll200_p)	= { "gpll_400m", "cpll_333m", "gpll_200m" };
+PNAME(gpll100_gpll75_cpll50_xin24m_p)	= { "gpll_100m", "gpll_75m", "cpll_50m", "xin24m" };
+PNAME(xin24m_gpll100_cpll100_p)		= { "xin24m", "gpll_100m", "cpll_100m" };
+PNAME(gpll_cpll_usb480m_p)		= { "gpll", "cpll", "usb480m" };
+PNAME(gpll100_xin24m_cpll100_p)		= { "gpll_100m", "xin24m", "cpll_100m" };
+PNAME(gpll200_xin24m_cpll100_p)		= { "gpll_200m", "xin24m", "cpll_100m" };
+PNAME(xin24m_32k_p)			= { "xin24m", "clk_rtc_32k" };
+PNAME(cpll500_gpll400_gpll300_xin24m_p)	= { "cpll_500m", "gpll_400m", "gpll_300m", "xin24m" };
+PNAME(gpll400_gpll300_gpll200_xin24m_p)	= { "gpll_400m", "gpll_300m", "gpll_200m", "xin24m" };
+PNAME(xin24m_cpll100_p)			= { "xin24m", "cpll_100m" };
+PNAME(ppll_usb480m_cpll_gpll_p)		= { "ppll", "usb480m", "cpll", "gpll"};
+PNAME(clk_usbphy0_ref_p)		= { "clk_ref24m", "xin_osc0_usbphy0_g" };
+PNAME(clk_usbphy1_ref_p)		= { "clk_ref24m", "xin_osc0_usbphy1_g" };
+PNAME(clk_mipidsiphy0_ref_p)		= { "clk_ref24m", "xin_osc0_mipidsiphy0_g" };
+PNAME(clk_mipidsiphy1_ref_p)		= { "clk_ref24m", "xin_osc0_mipidsiphy1_g" };
+PNAME(clk_wifi_p)			= { "clk_wifi_osc0", "clk_wifi_div" };
+PNAME(clk_pciephy0_ref_p)		= { "clk_pciephy0_osc0", "clk_pciephy0_div" };
+PNAME(clk_pciephy1_ref_p)		= { "clk_pciephy1_osc0", "clk_pciephy1_div" };
+PNAME(clk_pciephy2_ref_p)		= { "clk_pciephy2_osc0", "clk_pciephy2_div" };
+PNAME(mux_gmac0_p)			= { "clk_mac0_2top", "gmac0_clkin" };
+PNAME(mux_gmac0_rgmii_speed_p)		= { "clk_gmac0", "clk_gmac0", "clk_gmac0_tx_div50", "clk_gmac0_tx_div5" };
+PNAME(mux_gmac0_rmii_speed_p)		= { "clk_gmac0_rx_div20", "clk_gmac0_rx_div2" };
+PNAME(mux_gmac0_rx_tx_p)		= { "clk_gmac0_rgmii_speed", "clk_gmac0_rmii_speed", "clk_gmac0_xpcs_mii" };
+PNAME(mux_gmac1_p)			= { "clk_mac1_2top", "gmac1_clkin" };
+PNAME(mux_gmac1_rgmii_speed_p)		= { "clk_gmac1", "clk_gmac1", "clk_gmac1_tx_div50", "clk_gmac1_tx_div5" };
+PNAME(mux_gmac1_rmii_speed_p)		= { "clk_gmac1_rx_div20", "clk_gmac1_rx_div2" };
+PNAME(mux_gmac1_rx_tx_p)		= { "clk_gmac1_rgmii_speed", "clk_gmac1_rmii_speed", "clk_gmac1_xpcs_mii" };
+PNAME(clk_hdmi_ref_p)			= { "hpll", "hpll_ph0" };
+PNAME(clk_pdpmu_p)			= { "ppll", "gpll" };
+PNAME(clk_mac_2top_p)			= { "cpll_125m", "cpll_50m", "cpll_25m", "ppll" };
+PNAME(clk_pwm0_p)			= { "xin24m", "clk_pdpmu" };
+PNAME(aclk_rkvdec_pre_p)		= { "gpll", "cpll" };
+PNAME(clk_rkvdec_core_p)		= { "gpll", "cpll", "dummy_npll", "dummy_vpll" };
+
+static struct rockchip_pll_clock rk3568_pmu_pll_clks[] __initdata = {
+	[ppll] = PLL(pll_rk3328, PLL_PPLL, "ppll",  mux_pll_p,
+		     0, RK3568_PMU_PLL_CON(0),
+		     RK3568_PMU_MODE_CON0, 0, 4, 0, rk3568_pll_rates),
+	[hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll",  mux_pll_p,
+		     0, RK3568_PMU_PLL_CON(16),
+		     RK3568_PMU_MODE_CON0, 2, 7, 0, rk3568_pll_rates),
+};
+
+static struct rockchip_pll_clock rk3568_pll_clks[] __initdata = {
+	[apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
+		     0, RK3568_PLL_CON(0),
+		     RK3568_MODE_CON0, 0, 0, 0, rk3568_pll_rates),
+	[dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
+		     0, RK3568_PLL_CON(8),
+		     RK3568_MODE_CON0, 2, 1, 0, NULL),
+	[cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
+		     0, RK3568_PLL_CON(24),
+		     RK3568_MODE_CON0, 4, 2, 0, rk3568_pll_rates),
+	[gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
+		     0, RK3568_PLL_CON(16),
+		     RK3568_MODE_CON0, 6, 3, 0, rk3568_pll_rates),
+	[npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
+		     0, RK3568_PLL_CON(32),
+		     RK3568_MODE_CON0, 10, 5, 0, rk3568_pll_rates),
+	[vpll] = PLL(pll_rk3328, PLL_VPLL, "vpll", mux_pll_p,
+		     0, RK3568_PLL_CON(40),
+		     RK3568_MODE_CON0, 12, 6, 0, rk3568_pll_rates),
+};
+
+#define MFLAGS CLK_MUX_HIWORD_MASK
+#define DFLAGS CLK_DIVIDER_HIWORD_MASK
+#define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)
+
+static struct rockchip_clk_branch rk3568_i2s0_8ch_tx_fracmux __initdata =
+	MUX(CLK_I2S0_8CH_TX, "clk_i2s0_8ch_tx", clk_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(11), 10, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_i2s0_8ch_rx_fracmux __initdata =
+	MUX(CLK_I2S0_8CH_RX, "clk_i2s0_8ch_rx", clk_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(13), 10, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_i2s1_8ch_tx_fracmux __initdata =
+	MUX(CLK_I2S1_8CH_TX, "clk_i2s1_8ch_tx", clk_i2s1_8ch_tx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(15), 10, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_i2s1_8ch_rx_fracmux __initdata =
+	MUX(CLK_I2S1_8CH_RX, "clk_i2s1_8ch_rx", clk_i2s1_8ch_rx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(17), 10, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_i2s2_2ch_fracmux __initdata =
+	MUX(CLK_I2S2_2CH, "clk_i2s2_2ch", clk_i2s2_2ch_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(19), 10, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_i2s3_2ch_tx_fracmux __initdata =
+	MUX(CLK_I2S3_2CH_TX, "clk_i2s3_2ch_tx", clk_i2s3_2ch_tx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(21), 10, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_i2s3_2ch_rx_fracmux __initdata =
+	MUX(CLK_I2S3_2CH_RX, "clk_i2s3_2ch_rx", clk_i2s3_2ch_rx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(83), 10, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_spdif_8ch_fracmux __initdata =
+	MUX(MCLK_SPDIF_8CH, "mclk_spdif_8ch", mclk_spdif_8ch_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(23), 15, 1, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_audpwm_fracmux __initdata =
+	MUX(SCLK_AUDPWM, "sclk_audpwm", sclk_audpwm_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(25), 15, 1, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart1_fracmux __initdata =
+	MUX(0, "sclk_uart1_mux", sclk_uart1_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(52), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart2_fracmux __initdata =
+	MUX(0, "sclk_uart2_mux", sclk_uart2_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(54), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart3_fracmux __initdata =
+	MUX(0, "sclk_uart3_mux", sclk_uart3_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(56), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart4_fracmux __initdata =
+	MUX(0, "sclk_uart4_mux", sclk_uart4_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(58), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart5_fracmux __initdata =
+	MUX(0, "sclk_uart5_mux", sclk_uart5_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(60), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart6_fracmux __initdata =
+	MUX(0, "sclk_uart6_mux", sclk_uart6_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(62), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart7_fracmux __initdata =
+	MUX(0, "sclk_uart7_mux", sclk_uart7_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(64), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart8_fracmux __initdata =
+	MUX(0, "sclk_uart8_mux", sclk_uart8_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(66), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart9_fracmux __initdata =
+	MUX(0, "sclk_uart9_mux", sclk_uart9_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(68), 12, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_uart0_fracmux __initdata =
+	MUX(0, "sclk_uart0_mux", sclk_uart0_p, CLK_SET_RATE_PARENT,
+			RK3568_PMU_CLKSEL_CON(4), 10, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_rtc32k_pmu_fracmux __initdata =
+	MUX(CLK_RTC_32K, "clk_rtc_32k", clk_rtc32k_pmu_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
+			RK3568_PMU_CLKSEL_CON(0), 6, 2, MFLAGS);
+
+static struct rockchip_clk_branch rk3568_clk_branches[] __initdata = {
+	/*
+	 * Clock-Architecture Diagram 1
+	 */
+	 /* SRC_CLK */
+	COMPOSITE_NOMUX(0, "gpll_400m", "gpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(75), 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 0, GFLAGS),
+	COMPOSITE_NOMUX(0, "gpll_300m", "gpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(75), 8, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 1, GFLAGS),
+	COMPOSITE_NOMUX(0, "gpll_200m", "gpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(76), 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 2, GFLAGS),
+	COMPOSITE_NOMUX(0, "gpll_150m", "gpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(76), 8, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 3, GFLAGS),
+	COMPOSITE_NOMUX(0, "gpll_100m", "gpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(77), 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 4, GFLAGS),
+	COMPOSITE_NOMUX(0, "gpll_75m", "gpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(77), 8, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 5, GFLAGS),
+	COMPOSITE_NOMUX(0, "gpll_20m", "gpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(78), 0, 6, DFLAGS,
+			RK3568_CLKGATE_CON(35), 6, GFLAGS),
+	COMPOSITE_NOMUX(CPLL_500M, "cpll_500m", "cpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(78), 8, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 7, GFLAGS),
+	COMPOSITE_NOMUX(CPLL_333M, "cpll_333m", "cpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(79), 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 8, GFLAGS),
+	COMPOSITE_NOMUX(CPLL_250M, "cpll_250m", "cpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(79), 8, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 9, GFLAGS),
+	COMPOSITE_NOMUX(CPLL_125M, "cpll_125m", "cpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(80), 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 10, GFLAGS),
+	COMPOSITE_NOMUX(CPLL_62P5M, "cpll_62p5", "cpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(80), 8, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 11, GFLAGS),
+	COMPOSITE_NOMUX(CPLL_50M, "cpll_50m", "cpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(81), 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 12, GFLAGS),
+	COMPOSITE_NOMUX(CPLL_25M, "cpll_25m", "cpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(81), 8, 6, DFLAGS,
+			RK3568_CLKGATE_CON(35), 13, GFLAGS),
+	COMPOSITE_NOMUX(CPLL_100M, "cpll_100m", "cpll", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(82), 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(35), 14, GFLAGS),
+	COMPOSITE_NOMUX(0, "clk_osc0_div_750k", "xin24m", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(82), 8, 6, DFLAGS,
+			RK3568_CLKGATE_CON(35), 15, GFLAGS),
+	FACTOR(0, "clk_osc0_div_375k", "clk_osc0_div_750k", 0, 1, 2),
+	FACTOR(0, "xin_osc0_half", "xin24m", 0, 1, 2),
+	MUX(USB480M, "usb480m", mux_usb480m_p, CLK_SET_RATE_PARENT,
+			RK3568_MODE_CON0, 14, 2, MFLAGS),
+
+	/* PD_CORE */
+	COMPOSITE(0, "sclk_core_src", apll_gpll_npll_p, CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(2), 8, 2, MFLAGS, 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(0), 5, GFLAGS),
+	COMPOSITE_NODIV(0, "sclk_core", sclk_core_pre_p, CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(2), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(0), 7, GFLAGS),
+
+	COMPOSITE_NOMUX(0, "atclk_core", "armclk", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(3), 0, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(0), 8, GFLAGS),
+	COMPOSITE_NOMUX(0, "gicclk_core", "armclk", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(3), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(0), 9, GFLAGS),
+	COMPOSITE_NOMUX(0, "pclk_core_pre", "armclk", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(4), 0, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(0), 10, GFLAGS),
+	COMPOSITE_NOMUX(0, "periphclk_core_pre", "armclk", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(4), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(0), 11, GFLAGS),
+	COMPOSITE_NOMUX(0, "tsclk_core", "periphclk_core_pre", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(5), 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(0), 14, GFLAGS),
+	COMPOSITE_NOMUX(0, "cntclk_core", "periphclk_core_pre", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(5), 4, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(0), 15, GFLAGS),
+	COMPOSITE_NOMUX(0, "aclk_core", "sclk_core", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(5), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(1), 0, GFLAGS),
+
+	COMPOSITE_NODIV(ACLK_CORE_NIU2BUS, "aclk_core_niu2bus", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(5), 14, 2, MFLAGS,
+			RK3568_CLKGATE_CON(1), 2, GFLAGS),
+
+	GATE(CLK_CORE_PVTM, "clk_core_pvtm", "xin24m", 0,
+			RK3568_CLKGATE_CON(1), 10, GFLAGS),
+	GATE(CLK_CORE_PVTM_CORE, "clk_core_pvtm_core", "armclk", 0,
+			RK3568_CLKGATE_CON(1), 11, GFLAGS),
+	GATE(CLK_CORE_PVTPLL, "clk_core_pvtpll", "armclk", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(1), 12, GFLAGS),
+	GATE(PCLK_CORE_PVTM, "pclk_core_pvtm", "pclk_core_pre", 0,
+			RK3568_CLKGATE_CON(1), 9, GFLAGS),
+
+	/* PD_GPU */
+	COMPOSITE(CLK_GPU_SRC, "clk_gpu_src", mpll_gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(6), 6, 2, MFLAGS | CLK_MUX_READ_ONLY, 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
+			RK3568_CLKGATE_CON(2), 0, GFLAGS),
+	MUX(CLK_GPU_PRE_MUX, "clk_gpu_pre_mux", clk_gpu_pre_mux_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(6), 11, 1, MFLAGS | CLK_MUX_READ_ONLY),
+	DIV(ACLK_GPU_PRE, "aclk_gpu_pre", "clk_gpu_pre_mux", 0,
+			RK3568_CLKSEL_CON(6), 8, 2, DFLAGS),
+	DIV(PCLK_GPU_PRE, "pclk_gpu_pre", "clk_gpu_pre_mux", 0,
+			RK3568_CLKSEL_CON(6), 12, 4, DFLAGS),
+	GATE(CLK_GPU, "clk_gpu", "clk_gpu_pre_mux", 0,
+			RK3568_CLKGATE_CON(2), 3, GFLAGS),
+
+	GATE(PCLK_GPU_PVTM, "pclk_gpu_pvtm", "pclk_gpu_pre", 0,
+			RK3568_CLKGATE_CON(2), 6, GFLAGS),
+	GATE(CLK_GPU_PVTM, "clk_gpu_pvtm", "xin24m", 0,
+			RK3568_CLKGATE_CON(2), 7, GFLAGS),
+	GATE(CLK_GPU_PVTM_CORE, "clk_gpu_pvtm_core", "clk_gpu_src", 0,
+			RK3568_CLKGATE_CON(2), 8, GFLAGS),
+	GATE(CLK_GPU_PVTPLL, "clk_gpu_pvtpll", "clk_gpu_src", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(2), 9, GFLAGS),
+
+	/* PD_NPU */
+	COMPOSITE(CLK_NPU_SRC, "clk_npu_src", npll_gpll_p, 0,
+			RK3568_CLKSEL_CON(7), 6, 1, MFLAGS, 0, 4, DFLAGS,
+			RK3568_CLKGATE_CON(3), 0, GFLAGS),
+	MUX(CLK_NPU_PRE_NDFT, "clk_npu_pre_ndft", clk_npu_pre_ndft_p, CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,
+			RK3568_CLKSEL_CON(7), 8, 1, MFLAGS),
+	MUX(CLK_NPU, "clk_npu", clk_npu_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(7), 15, 1, MFLAGS),
+	COMPOSITE_NOMUX(HCLK_NPU_PRE, "hclk_npu_pre", "clk_npu", 0,
+			RK3568_CLKSEL_CON(8), 0, 4, DFLAGS,
+			RK3568_CLKGATE_CON(3), 2, GFLAGS),
+	COMPOSITE_NOMUX(PCLK_NPU_PRE, "pclk_npu_pre", "clk_npu", 0,
+			RK3568_CLKSEL_CON(8), 4, 4, DFLAGS,
+			RK3568_CLKGATE_CON(3), 3, GFLAGS),
+	GATE(ACLK_NPU_PRE, "aclk_npu_pre", "clk_npu", 0,
+			RK3568_CLKGATE_CON(3), 4, GFLAGS),
+	GATE(ACLK_NPU, "aclk_npu", "aclk_npu_pre", 0,
+			RK3568_CLKGATE_CON(3), 7, GFLAGS),
+	GATE(HCLK_NPU, "hclk_npu", "hclk_npu_pre", 0,
+			RK3568_CLKGATE_CON(3), 8, GFLAGS),
+
+	GATE(PCLK_NPU_PVTM, "pclk_npu_pvtm", "pclk_npu_pre", 0,
+			RK3568_CLKGATE_CON(3), 9, GFLAGS),
+	GATE(CLK_NPU_PVTM, "clk_npu_pvtm", "xin24m", 0,
+			RK3568_CLKGATE_CON(3), 10, GFLAGS),
+	GATE(CLK_NPU_PVTM_CORE, "clk_npu_pvtm_core", "clk_npu_pre_ndft", 0,
+			RK3568_CLKGATE_CON(3), 11, GFLAGS),
+	GATE(CLK_NPU_PVTPLL, "clk_npu_pvtpll", "clk_npu_pre_ndft", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(3), 12, GFLAGS),
+
+	/* PD_DDR */
+	COMPOSITE(CLK_DDRPHY1X_SRC, "clk_ddrphy1x_src", dpll_gpll_cpll_p, CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(9), 6, 2, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(4), 0, GFLAGS),
+	MUXGRF(CLK_DDR1X, "clk_ddr1x", clk_ddr1x_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(9), 15, 1, MFLAGS),
+
+	COMPOSITE_NOMUX(CLK_MSCH, "clk_msch", "clk_ddr1x", CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(10), 0, 2, DFLAGS,
+			RK3568_CLKGATE_CON(4), 2, GFLAGS),
+	GATE(CLK24_DDRMON, "clk24_ddrmon", "xin24m", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(4), 15, GFLAGS),
+
+	/* PD_GIC_AUDIO */
+	COMPOSITE_NODIV(ACLK_GIC_AUDIO, "aclk_gic_audio", gpll200_gpll150_gpll100_xin24m_p, CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(10), 8, 2, MFLAGS,
+			RK3568_CLKGATE_CON(5), 0, GFLAGS),
+	COMPOSITE_NODIV(HCLK_GIC_AUDIO, "hclk_gic_audio", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(10), 10, 2, MFLAGS,
+			RK3568_CLKGATE_CON(5), 1, GFLAGS),
+	GATE(HCLK_SDMMC_BUFFER, "hclk_sdmmc_buffer", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(5), 8, GFLAGS),
+	COMPOSITE_NODIV(DCLK_SDMMC_BUFFER, "dclk_sdmmc_buffer", gpll100_gpll75_gpll50_p, 0,
+			RK3568_CLKSEL_CON(10), 12, 2, MFLAGS,
+			RK3568_CLKGATE_CON(5), 9, GFLAGS),
+	GATE(ACLK_GIC600, "aclk_gic600", "aclk_gic_audio", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(5), 4, GFLAGS),
+	GATE(ACLK_SPINLOCK, "aclk_spinlock", "aclk_gic_audio", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(5), 7, GFLAGS),
+	GATE(HCLK_I2S0_8CH, "hclk_i2s0_8ch", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(5), 10, GFLAGS),
+	GATE(HCLK_I2S1_8CH, "hclk_i2s1_8ch", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(5), 11, GFLAGS),
+	GATE(HCLK_I2S2_2CH, "hclk_i2s2_2ch", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(5), 12, GFLAGS),
+	GATE(HCLK_I2S3_2CH, "hclk_i2s3_2ch", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(5), 13, GFLAGS),
+
+	COMPOSITE(CLK_I2S0_8CH_TX_SRC, "clk_i2s0_8ch_tx_src", gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(11), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(6), 0, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_I2S0_8CH_TX_FRAC, "clk_i2s0_8ch_tx_frac", "clk_i2s0_8ch_tx_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(12), 0,
+			RK3568_CLKGATE_CON(6), 1, GFLAGS,
+			&rk3568_i2s0_8ch_tx_fracmux),
+	GATE(MCLK_I2S0_8CH_TX, "mclk_i2s0_8ch_tx", "clk_i2s0_8ch_tx", 0,
+			RK3568_CLKGATE_CON(6), 2, GFLAGS),
+	COMPOSITE_NODIV(I2S0_MCLKOUT_TX, "i2s0_mclkout_tx", i2s0_mclkout_tx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(11), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(6), 3, GFLAGS),
+
+	COMPOSITE(CLK_I2S0_8CH_RX_SRC, "clk_i2s0_8ch_rx_src", gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(13), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(6), 4, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_I2S0_8CH_RX_FRAC, "clk_i2s0_8ch_rx_frac", "clk_i2s0_8ch_rx_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(14), 0,
+			RK3568_CLKGATE_CON(6), 5, GFLAGS,
+			&rk3568_i2s0_8ch_rx_fracmux),
+	GATE(MCLK_I2S0_8CH_RX, "mclk_i2s0_8ch_rx", "clk_i2s0_8ch_rx", 0,
+			RK3568_CLKGATE_CON(6), 6, GFLAGS),
+	COMPOSITE_NODIV(I2S0_MCLKOUT_RX, "i2s0_mclkout_rx", i2s0_mclkout_rx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(13), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(6), 7, GFLAGS),
+
+	COMPOSITE(CLK_I2S1_8CH_TX_SRC, "clk_i2s1_8ch_tx_src", gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(15), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(6), 8, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_I2S1_8CH_TX_FRAC, "clk_i2s1_8ch_tx_frac", "clk_i2s1_8ch_tx_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(16), 0,
+			RK3568_CLKGATE_CON(6), 9, GFLAGS,
+			&rk3568_i2s1_8ch_tx_fracmux),
+	GATE(MCLK_I2S1_8CH_TX, "mclk_i2s1_8ch_tx", "clk_i2s1_8ch_tx", 0,
+			RK3568_CLKGATE_CON(6), 10, GFLAGS),
+	COMPOSITE_NODIV(I2S1_MCLKOUT_TX, "i2s1_mclkout_tx", i2s1_mclkout_tx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(15), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(6), 11, GFLAGS),
+
+	COMPOSITE(CLK_I2S1_8CH_RX_SRC, "clk_i2s1_8ch_rx_src", gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(17), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(6), 12, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_I2S1_8CH_RX_FRAC, "clk_i2s1_8ch_rx_frac", "clk_i2s1_8ch_rx_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(18), 0,
+			RK3568_CLKGATE_CON(6), 13, GFLAGS,
+			&rk3568_i2s1_8ch_rx_fracmux),
+	GATE(MCLK_I2S1_8CH_RX, "mclk_i2s1_8ch_rx", "clk_i2s1_8ch_rx", 0,
+			RK3568_CLKGATE_CON(6), 14, GFLAGS),
+	COMPOSITE_NODIV(I2S1_MCLKOUT_RX, "i2s1_mclkout_rx", i2s1_mclkout_rx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(17), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(6), 15, GFLAGS),
+
+	COMPOSITE(CLK_I2S2_2CH_SRC, "clk_i2s2_2ch_src", gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(19), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(7), 0, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_I2S2_2CH_FRAC, "clk_i2s2_2ch_frac", "clk_i2s2_2ch_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(20), 0,
+			RK3568_CLKGATE_CON(7), 1, GFLAGS,
+			&rk3568_i2s2_2ch_fracmux),
+	GATE(MCLK_I2S2_2CH, "mclk_i2s2_2ch", "clk_i2s2_2ch", 0,
+			RK3568_CLKGATE_CON(7), 2, GFLAGS),
+	COMPOSITE_NODIV(I2S2_MCLKOUT, "i2s2_mclkout", i2s2_mclkout_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(19), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(7), 3, GFLAGS),
+
+	COMPOSITE(CLK_I2S3_2CH_TX_SRC, "clk_i2s3_2ch_tx_src", gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(21), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(7), 4, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_I2S3_2CH_TX_FRAC, "clk_i2s3_2ch_tx_frac", "clk_i2s3_2ch_tx_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(22), 0,
+			RK3568_CLKGATE_CON(7), 5, GFLAGS,
+			&rk3568_i2s3_2ch_tx_fracmux),
+	GATE(MCLK_I2S3_2CH_TX, "mclk_i2s3_2ch_tx", "clk_i2s3_2ch_tx", 0,
+			RK3568_CLKGATE_CON(7), 6, GFLAGS),
+	COMPOSITE_NODIV(I2S3_MCLKOUT_TX, "i2s3_mclkout_tx", i2s3_mclkout_tx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(21), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(7), 7, GFLAGS),
+
+	COMPOSITE(CLK_I2S3_2CH_RX_SRC, "clk_i2s3_2ch_rx_src", gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(83), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(7), 8, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_I2S3_2CH_RX_FRAC, "clk_i2s3_2ch_rx_frac", "clk_i2s3_2ch_rx_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(84), 0,
+			RK3568_CLKGATE_CON(7), 9, GFLAGS,
+			&rk3568_i2s3_2ch_rx_fracmux),
+	GATE(MCLK_I2S3_2CH_RX, "mclk_i2s3_2ch_rx", "clk_i2s3_2ch_rx", 0,
+			RK3568_CLKGATE_CON(7), 10, GFLAGS),
+	COMPOSITE_NODIV(I2S3_MCLKOUT_RX, "i2s3_mclkout_rx", i2s3_mclkout_rx_p, CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(83), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(7), 11, GFLAGS),
+
+	GATE(HCLK_PDM, "hclk_pdm", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(5), 14, GFLAGS),
+	COMPOSITE_NODIV(MCLK_PDM, "mclk_pdm", mclk_pdm_p, 0,
+			RK3568_CLKSEL_CON(23), 8, 2, MFLAGS,
+			RK3568_CLKGATE_CON(5), 15, GFLAGS),
+	GATE(HCLK_VAD, "hclk_vad", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(7), 12, GFLAGS),
+	GATE(HCLK_SPDIF_8CH, "hclk_spdif_8ch", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(7), 13, GFLAGS),
+
+	COMPOSITE(MCLK_SPDIF_8CH_SRC, "mclk_spdif_8ch_src", cpll_gpll_p, 0,
+			RK3568_CLKSEL_CON(23), 14, 1, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(7), 14, GFLAGS),
+	COMPOSITE_FRACMUX(MCLK_SPDIF_8CH_FRAC, "mclk_spdif_8ch_frac", "mclk_spdif_8ch_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(24), 0,
+			RK3568_CLKGATE_CON(7), 15, GFLAGS,
+			&rk3568_spdif_8ch_fracmux),
+
+	GATE(HCLK_AUDPWM, "hclk_audpwm", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(8), 0, GFLAGS),
+	COMPOSITE(SCLK_AUDPWM_SRC, "sclk_audpwm_src", gpll_cpll_p, 0,
+			RK3568_CLKSEL_CON(25), 14, 1, MFLAGS, 0, 6, DFLAGS,
+			RK3568_CLKGATE_CON(8), 1, GFLAGS),
+	COMPOSITE_FRACMUX(SCLK_AUDPWM_FRAC, "sclk_audpwm_frac", "sclk_audpwm_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(26), 0,
+			RK3568_CLKGATE_CON(8), 2, GFLAGS,
+			&rk3568_audpwm_fracmux),
+
+	GATE(HCLK_ACDCDIG, "hclk_acdcdig", "hclk_gic_audio", 0,
+			RK3568_CLKGATE_CON(8), 3, GFLAGS),
+	COMPOSITE_NODIV(CLK_ACDCDIG_I2C, "clk_acdcdig_i2c", clk_i2c_p, 0,
+			RK3568_CLKSEL_CON(23), 10, 2, MFLAGS,
+			RK3568_CLKGATE_CON(8), 4, GFLAGS),
+	GATE(CLK_ACDCDIG_DAC, "clk_acdcdig_dac", "mclk_i2s3_2ch_tx", 0,
+			RK3568_CLKGATE_CON(8), 5, GFLAGS),
+	GATE(CLK_ACDCDIG_ADC, "clk_acdcdig_adc", "mclk_i2s3_2ch_rx", 0,
+			RK3568_CLKGATE_CON(8), 6, GFLAGS),
+
+	/* PD_SECURE_FLASH */
+	COMPOSITE_NODIV(ACLK_SECURE_FLASH, "aclk_secure_flash", gpll200_gpll150_gpll100_xin24m_p, 0,
+			RK3568_CLKSEL_CON(27), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(8), 7, GFLAGS),
+	COMPOSITE_NODIV(HCLK_SECURE_FLASH, "hclk_secure_flash", gpll150_gpll100_gpll75_xin24m_p, 0,
+			RK3568_CLKSEL_CON(27), 2, 2, MFLAGS,
+			RK3568_CLKGATE_CON(8), 8, GFLAGS),
+	GATE(ACLK_CRYPTO_NS, "aclk_crypto_ns", "aclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(8), 11, GFLAGS),
+	GATE(HCLK_CRYPTO_NS, "hclk_crypto_ns", "hclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(8), 12, GFLAGS),
+	COMPOSITE_NODIV(CLK_CRYPTO_NS_CORE, "clk_crypto_ns_core", gpll200_gpll150_gpll100_p, 0,
+			RK3568_CLKSEL_CON(27), 4, 2, MFLAGS,
+			RK3568_CLKGATE_CON(8), 13, GFLAGS),
+	COMPOSITE_NODIV(CLK_CRYPTO_NS_PKA, "clk_crypto_ns_pka", gpll300_gpll200_gpll100_p, 0,
+			RK3568_CLKSEL_CON(27), 6, 2, MFLAGS,
+			RK3568_CLKGATE_CON(8), 14, GFLAGS),
+	GATE(CLK_CRYPTO_NS_RNG, "clk_crypto_ns_rng", "hclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(8), 15, GFLAGS),
+	GATE(HCLK_TRNG_NS, "hclk_trng_ns", "hclk_secure_flash", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(9), 10, GFLAGS),
+	GATE(CLK_TRNG_NS, "clk_trng_ns", "hclk_secure_flash", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(9), 11, GFLAGS),
+	GATE(PCLK_OTPC_NS, "pclk_otpc_ns", "hclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(26), 9, GFLAGS),
+	GATE(CLK_OTPC_NS_SBPI, "clk_otpc_ns_sbpi", "xin24m", 0,
+			RK3568_CLKGATE_CON(26), 10, GFLAGS),
+	GATE(CLK_OTPC_NS_USR, "clk_otpc_ns_usr", "xin_osc0_half", 0,
+			RK3568_CLKGATE_CON(26), 11, GFLAGS),
+	GATE(HCLK_NANDC, "hclk_nandc", "hclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(9), 0, GFLAGS),
+	COMPOSITE_NODIV(NCLK_NANDC, "nclk_nandc", clk_nandc_p, 0,
+			RK3568_CLKSEL_CON(28), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(9), 1, GFLAGS),
+	GATE(HCLK_SFC, "hclk_sfc", "hclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(9), 2, GFLAGS),
+	GATE(HCLK_SFC_XIP, "hclk_sfc_xip", "hclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(9), 3, GFLAGS),
+	COMPOSITE_NODIV(SCLK_SFC, "sclk_sfc", sclk_sfc_p, 0,
+			RK3568_CLKSEL_CON(28), 4, 3, MFLAGS,
+			RK3568_CLKGATE_CON(9), 4, GFLAGS),
+	GATE(ACLK_EMMC, "aclk_emmc", "aclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(9), 5, GFLAGS),
+	GATE(HCLK_EMMC, "hclk_emmc", "hclk_secure_flash", 0,
+			RK3568_CLKGATE_CON(9), 6, GFLAGS),
+	COMPOSITE_NODIV(BCLK_EMMC, "bclk_emmc", gpll200_gpll150_cpll125_p, 0,
+			RK3568_CLKSEL_CON(28), 8, 2, MFLAGS,
+			RK3568_CLKGATE_CON(9), 7, GFLAGS),
+	COMPOSITE_NODIV(CCLK_EMMC, "cclk_emmc", cclk_emmc_p, 0,
+			RK3568_CLKSEL_CON(28), 12, 3, MFLAGS,
+			RK3568_CLKGATE_CON(9), 8, GFLAGS),
+	GATE(TCLK_EMMC, "tclk_emmc", "xin24m", 0,
+			RK3568_CLKGATE_CON(9), 9, GFLAGS),
+	MMC(SCLK_EMMC_DRV, "emmc_drv", "cclk_emmc", RK3568_EMMC_CON0, 1),
+	MMC(SCLK_EMMC_SAMPLE, "emmc_sample", "cclk_emmc", RK3568_EMMC_CON1, 1),
+
+	/* PD_PIPE */
+	COMPOSITE_NODIV(ACLK_PIPE, "aclk_pipe", aclk_pipe_p, 0,
+			RK3568_CLKSEL_CON(29), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(10), 0, GFLAGS),
+	COMPOSITE_NOMUX(PCLK_PIPE, "pclk_pipe", "aclk_pipe", 0,
+			RK3568_CLKSEL_CON(29), 4, 4, DFLAGS,
+			RK3568_CLKGATE_CON(10), 1, GFLAGS),
+	GATE(ACLK_PCIE20_MST, "aclk_pcie20_mst", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(12), 0, GFLAGS),
+	GATE(ACLK_PCIE20_SLV, "aclk_pcie20_slv", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(12), 1, GFLAGS),
+	GATE(ACLK_PCIE20_DBI, "aclk_pcie20_dbi", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(12), 2, GFLAGS),
+	GATE(PCLK_PCIE20, "pclk_pcie20", "pclk_pipe", 0,
+			RK3568_CLKGATE_CON(12), 3, GFLAGS),
+	GATE(CLK_PCIE20_AUX_NDFT, "clk_pcie20_aux_ndft", "xin24m", 0,
+			RK3568_CLKGATE_CON(12), 4, GFLAGS),
+	GATE(ACLK_PCIE30X1_MST, "aclk_pcie30x1_mst", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(12), 8, GFLAGS),
+	GATE(ACLK_PCIE30X1_SLV, "aclk_pcie30x1_slv", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(12), 9, GFLAGS),
+	GATE(ACLK_PCIE30X1_DBI, "aclk_pcie30x1_dbi", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(12), 10, GFLAGS),
+	GATE(PCLK_PCIE30X1, "pclk_pcie30x1", "pclk_pipe", 0,
+			RK3568_CLKGATE_CON(12), 11, GFLAGS),
+	GATE(CLK_PCIE30X1_AUX_NDFT, "clk_pcie30x1_aux_ndft", "xin24m", 0,
+			RK3568_CLKGATE_CON(12), 12, GFLAGS),
+	GATE(ACLK_PCIE30X2_MST, "aclk_pcie30x2_mst", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(13), 0, GFLAGS),
+	GATE(ACLK_PCIE30X2_SLV, "aclk_pcie30x2_slv", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(13), 1, GFLAGS),
+	GATE(ACLK_PCIE30X2_DBI, "aclk_pcie30x2_dbi", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(13), 2, GFLAGS),
+	GATE(PCLK_PCIE30X2, "pclk_pcie30x2", "pclk_pipe", 0,
+			RK3568_CLKGATE_CON(13), 3, GFLAGS),
+	GATE(CLK_PCIE30X2_AUX_NDFT, "clk_pcie30x2_aux_ndft", "xin24m", 0,
+			RK3568_CLKGATE_CON(13), 4, GFLAGS),
+	GATE(ACLK_SATA0, "aclk_sata0", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(11), 0, GFLAGS),
+	GATE(CLK_SATA0_PMALIVE, "clk_sata0_pmalive", "gpll_20m", 0,
+			RK3568_CLKGATE_CON(11), 1, GFLAGS),
+	GATE(CLK_SATA0_RXOOB, "clk_sata0_rxoob", "cpll_50m", 0,
+			RK3568_CLKGATE_CON(11), 2, GFLAGS),
+	GATE(ACLK_SATA1, "aclk_sata1", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(11), 4, GFLAGS),
+	GATE(CLK_SATA1_PMALIVE, "clk_sata1_pmalive", "gpll_20m", 0,
+			RK3568_CLKGATE_CON(11), 5, GFLAGS),
+	GATE(CLK_SATA1_RXOOB, "clk_sata1_rxoob", "cpll_50m", 0,
+			RK3568_CLKGATE_CON(11), 6, GFLAGS),
+	GATE(ACLK_SATA2, "aclk_sata2", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(11), 8, GFLAGS),
+	GATE(CLK_SATA2_PMALIVE, "clk_sata2_pmalive", "gpll_20m", 0,
+			RK3568_CLKGATE_CON(11), 9, GFLAGS),
+	GATE(CLK_SATA2_RXOOB, "clk_sata2_rxoob", "cpll_50m", 0,
+			RK3568_CLKGATE_CON(11), 10, GFLAGS),
+	GATE(ACLK_USB3OTG0, "aclk_usb3otg0", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(10), 8, GFLAGS),
+	GATE(CLK_USB3OTG0_REF, "clk_usb3otg0_ref", "xin24m", 0,
+			RK3568_CLKGATE_CON(10), 9, GFLAGS),
+	COMPOSITE_NODIV(CLK_USB3OTG0_SUSPEND, "clk_usb3otg0_suspend", xin24m_32k_p, 0,
+			RK3568_CLKSEL_CON(29), 8, 1, MFLAGS,
+			RK3568_CLKGATE_CON(10), 10, GFLAGS),
+	GATE(ACLK_USB3OTG1, "aclk_usb3otg1", "aclk_pipe", 0,
+			RK3568_CLKGATE_CON(10), 12, GFLAGS),
+	GATE(CLK_USB3OTG1_REF, "clk_usb3otg1_ref", "xin24m", 0,
+			RK3568_CLKGATE_CON(10), 13, GFLAGS),
+	COMPOSITE_NODIV(CLK_USB3OTG1_SUSPEND, "clk_usb3otg1_suspend", xin24m_32k_p, 0,
+			RK3568_CLKSEL_CON(29), 9, 1, MFLAGS,
+			RK3568_CLKGATE_CON(10), 14, GFLAGS),
+	COMPOSITE_NODIV(CLK_XPCS_EEE, "clk_xpcs_eee", gpll200_cpll125_p, 0,
+			RK3568_CLKSEL_CON(29), 13, 1, MFLAGS,
+			RK3568_CLKGATE_CON(10), 4, GFLAGS),
+	GATE(PCLK_XPCS, "pclk_xpcs", "pclk_pipe", 0,
+			RK3568_CLKGATE_CON(13), 6, GFLAGS),
+
+	/* PD_PHP */
+	COMPOSITE_NODIV(ACLK_PHP, "aclk_php", gpll300_gpll200_gpll100_xin24m_p, 0,
+			RK3568_CLKSEL_CON(30), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(14), 8, GFLAGS),
+	COMPOSITE_NODIV(HCLK_PHP, "hclk_php", gpll150_gpll100_gpll75_xin24m_p, 0,
+			RK3568_CLKSEL_CON(30), 2, 2, MFLAGS,
+			RK3568_CLKGATE_CON(14), 9, GFLAGS),
+	COMPOSITE_NOMUX(PCLK_PHP, "pclk_php", "aclk_php", 0,
+			RK3568_CLKSEL_CON(30), 4, 4, DFLAGS,
+			RK3568_CLKGATE_CON(14), 10, GFLAGS),
+	GATE(HCLK_SDMMC0, "hclk_sdmmc0", "hclk_php", 0,
+			RK3568_CLKGATE_CON(15), 0, GFLAGS),
+	COMPOSITE_NODIV(CLK_SDMMC0, "clk_sdmmc0", clk_sdmmc_p, 0,
+			RK3568_CLKSEL_CON(30), 8, 3, MFLAGS,
+			RK3568_CLKGATE_CON(15), 1, GFLAGS),
+	MMC(SCLK_SDMMC0_DRV, "sdmmc0_drv", "clk_sdmmc0", RK3568_SDMMC0_CON0, 1),
+	MMC(SCLK_SDMMC0_SAMPLE, "sdmmc0_sample", "clk_sdmmc0", RK3568_SDMMC0_CON1, 1),
+
+	GATE(HCLK_SDMMC1, "hclk_sdmmc1", "hclk_php", 0,
+			RK3568_CLKGATE_CON(15), 2, GFLAGS),
+	COMPOSITE_NODIV(CLK_SDMMC1, "clk_sdmmc1", clk_sdmmc_p, 0,
+			RK3568_CLKSEL_CON(30), 12, 3, MFLAGS,
+			RK3568_CLKGATE_CON(15), 3, GFLAGS),
+	MMC(SCLK_SDMMC1_DRV, "sdmmc1_drv", "clk_sdmmc1", RK3568_SDMMC1_CON0, 1),
+	MMC(SCLK_SDMMC1_SAMPLE, "sdmmc1_sample", "clk_sdmmc1", RK3568_SDMMC1_CON1, 1),
+
+	GATE(ACLK_GMAC0, "aclk_gmac0", "aclk_php", 0,
+			RK3568_CLKGATE_CON(15), 5, GFLAGS),
+	GATE(PCLK_GMAC0, "pclk_gmac0", "pclk_php", 0,
+			RK3568_CLKGATE_CON(15), 6, GFLAGS),
+	COMPOSITE_NODIV(CLK_MAC0_2TOP, "clk_mac0_2top", clk_mac_2top_p, 0,
+			RK3568_CLKSEL_CON(31), 8, 2, MFLAGS,
+			RK3568_CLKGATE_CON(15), 7, GFLAGS),
+	COMPOSITE_NODIV(CLK_MAC0_OUT, "clk_mac0_out", cpll125_cpll50_cpll25_xin24m_p, 0,
+			RK3568_CLKSEL_CON(31), 14, 2, MFLAGS,
+			RK3568_CLKGATE_CON(15), 8, GFLAGS),
+	GATE(CLK_MAC0_REFOUT, "clk_mac0_refout", "clk_mac0_2top", 0,
+			RK3568_CLKGATE_CON(15), 12, GFLAGS),
+	COMPOSITE_NODIV(CLK_GMAC0_PTP_REF, "clk_gmac0_ptp_ref", clk_gmac_ptp_p, 0,
+			RK3568_CLKSEL_CON(31), 12, 2, MFLAGS,
+			RK3568_CLKGATE_CON(15), 4, GFLAGS),
+	MUX(SCLK_GMAC0, "clk_gmac0", mux_gmac0_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
+			RK3568_CLKSEL_CON(31), 2, 1, MFLAGS),
+	FACTOR(0, "clk_gmac0_tx_div5", "clk_gmac0", 0, 1, 5),
+	FACTOR(0, "clk_gmac0_tx_div50", "clk_gmac0", 0, 1, 50),
+	FACTOR(0, "clk_gmac0_rx_div2", "clk_gmac0", 0, 1, 2),
+	FACTOR(0, "clk_gmac0_rx_div20", "clk_gmac0", 0, 1, 20),
+	MUX(SCLK_GMAC0_RGMII_SPEED, "clk_gmac0_rgmii_speed", mux_gmac0_rgmii_speed_p, 0,
+			RK3568_CLKSEL_CON(31), 4, 2, MFLAGS),
+	MUX(SCLK_GMAC0_RMII_SPEED, "clk_gmac0_rmii_speed", mux_gmac0_rmii_speed_p, 0,
+			RK3568_CLKSEL_CON(31), 3, 1, MFLAGS),
+	MUX(SCLK_GMAC0_RX_TX, "clk_gmac0_rx_tx", mux_gmac0_rx_tx_p,  CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(31), 0, 2, MFLAGS),
+
+	/* PD_USB */
+	COMPOSITE_NODIV(ACLK_USB, "aclk_usb", gpll300_gpll200_gpll100_xin24m_p, 0,
+			RK3568_CLKSEL_CON(32), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(16), 0, GFLAGS),
+	COMPOSITE_NODIV(HCLK_USB, "hclk_usb", gpll150_gpll100_gpll75_xin24m_p, 0,
+			RK3568_CLKSEL_CON(32), 2, 2, MFLAGS,
+			RK3568_CLKGATE_CON(16), 1, GFLAGS),
+	COMPOSITE_NOMUX(PCLK_USB, "pclk_usb", "aclk_usb", 0,
+			RK3568_CLKSEL_CON(32), 4, 4, DFLAGS,
+			RK3568_CLKGATE_CON(16), 2, GFLAGS),
+	GATE(HCLK_USB2HOST0, "hclk_usb2host0", "hclk_usb", 0,
+			RK3568_CLKGATE_CON(16), 12, GFLAGS),
+	GATE(HCLK_USB2HOST0_ARB, "hclk_usb2host0_arb", "hclk_usb", 0,
+			RK3568_CLKGATE_CON(16), 13, GFLAGS),
+	GATE(HCLK_USB2HOST1, "hclk_usb2host1", "hclk_usb", 0,
+			RK3568_CLKGATE_CON(16), 14, GFLAGS),
+	GATE(HCLK_USB2HOST1_ARB, "hclk_usb2host1_arb", "hclk_usb", 0,
+			RK3568_CLKGATE_CON(16), 15, GFLAGS),
+	GATE(HCLK_SDMMC2, "hclk_sdmmc2", "hclk_usb", 0,
+			RK3568_CLKGATE_CON(17), 0, GFLAGS),
+	COMPOSITE_NODIV(CLK_SDMMC2, "clk_sdmmc2", clk_sdmmc_p, 0,
+			RK3568_CLKSEL_CON(32), 8, 3, MFLAGS,
+			RK3568_CLKGATE_CON(17), 1, GFLAGS),
+	MMC(SCLK_SDMMC2_DRV, "sdmmc2_drv", "clk_sdmmc2", RK3568_SDMMC2_CON0, 1),
+	MMC(SCLK_SDMMC2_SAMPLE, "sdmmc2_sample", "clk_sdmmc2", RK3568_SDMMC2_CON1, 1),
+
+	GATE(ACLK_GMAC1, "aclk_gmac1", "aclk_usb", 0,
+			RK3568_CLKGATE_CON(17), 3, GFLAGS),
+	GATE(PCLK_GMAC1, "pclk_gmac1", "pclk_usb", 0,
+			RK3568_CLKGATE_CON(17), 4, GFLAGS),
+	COMPOSITE_NODIV(CLK_MAC1_2TOP, "clk_mac1_2top", clk_mac_2top_p, 0,
+			RK3568_CLKSEL_CON(33), 8, 2, MFLAGS,
+			RK3568_CLKGATE_CON(17), 5, GFLAGS),
+	COMPOSITE_NODIV(CLK_MAC1_OUT, "clk_mac1_out", cpll125_cpll50_cpll25_xin24m_p, 0,
+			RK3568_CLKSEL_CON(33), 14, 2, MFLAGS,
+			RK3568_CLKGATE_CON(17), 6, GFLAGS),
+	GATE(CLK_MAC1_REFOUT, "clk_mac1_refout", "clk_mac1_2top", 0,
+			RK3568_CLKGATE_CON(17), 10, GFLAGS),
+	COMPOSITE_NODIV(CLK_GMAC1_PTP_REF, "clk_gmac1_ptp_ref", clk_gmac_ptp_p, 0,
+			RK3568_CLKSEL_CON(33), 12, 2, MFLAGS,
+			RK3568_CLKGATE_CON(17), 2, GFLAGS),
+	MUX(SCLK_GMAC1, "clk_gmac1", mux_gmac1_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
+			RK3568_CLKSEL_CON(33), 2, 1, MFLAGS),
+	FACTOR(0, "clk_gmac1_tx_div5", "clk_gmac1", 0, 1, 5),
+	FACTOR(0, "clk_gmac1_tx_div50", "clk_gmac1", 0, 1, 50),
+	FACTOR(0, "clk_gmac1_rx_div2", "clk_gmac1", 0, 1, 2),
+	FACTOR(0, "clk_gmac1_rx_div20", "clk_gmac1", 0, 1, 20),
+	MUX(SCLK_GMAC1_RGMII_SPEED, "clk_gmac1_rgmii_speed", mux_gmac1_rgmii_speed_p, 0,
+			RK3568_CLKSEL_CON(33), 4, 2, MFLAGS),
+	MUX(SCLK_GMAC1_RMII_SPEED, "clk_gmac1_rmii_speed", mux_gmac1_rmii_speed_p, 0,
+			RK3568_CLKSEL_CON(33), 3, 1, MFLAGS),
+	MUX(SCLK_GMAC1_RX_TX, "clk_gmac1_rx_tx", mux_gmac1_rx_tx_p,  CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(33), 0, 2, MFLAGS),
+
+	/* PD_PERI */
+	COMPOSITE_NODIV(ACLK_PERIMID, "aclk_perimid", gpll300_gpll200_gpll100_xin24m_p, CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(10), 4, 2, MFLAGS,
+			RK3568_CLKGATE_CON(14), 0, GFLAGS),
+	COMPOSITE_NODIV(HCLK_PERIMID, "hclk_perimid", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,
+			RK3568_CLKSEL_CON(10), 6, 2, MFLAGS,
+			RK3568_CLKGATE_CON(14), 1, GFLAGS),
+
+	/* PD_VI */
+	COMPOSITE_NODIV(ACLK_VI, "aclk_vi", gpll400_gpll300_gpll200_xin24m_p, 0,
+			RK3568_CLKSEL_CON(34), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(18), 0, GFLAGS),
+	COMPOSITE_NOMUX(HCLK_VI, "hclk_vi", "aclk_vi", 0,
+			RK3568_CLKSEL_CON(34), 4, 4, DFLAGS,
+			RK3568_CLKGATE_CON(18), 1, GFLAGS),
+	COMPOSITE_NOMUX(PCLK_VI, "pclk_vi", "aclk_vi", 0,
+			RK3568_CLKSEL_CON(34), 8, 4, DFLAGS,
+			RK3568_CLKGATE_CON(18), 2, GFLAGS),
+	GATE(ACLK_VICAP, "aclk_vicap", "aclk_vi", 0,
+			RK3568_CLKGATE_CON(18), 9, GFLAGS),
+	GATE(HCLK_VICAP, "hclk_vicap", "hclk_vi", 0,
+			RK3568_CLKGATE_CON(18), 10, GFLAGS),
+	COMPOSITE_NODIV(DCLK_VICAP, "dclk_vicap", cpll333_gpll300_gpll200_p, 0,
+			RK3568_CLKSEL_CON(34), 14, 2, MFLAGS,
+			RK3568_CLKGATE_CON(18), 11, GFLAGS),
+	GATE(ICLK_VICAP_G, "iclk_vicap_g", "iclk_vicap", 0,
+			RK3568_CLKGATE_CON(18), 13, GFLAGS),
+	GATE(ACLK_ISP, "aclk_isp", "aclk_vi", 0,
+			RK3568_CLKGATE_CON(19), 0, GFLAGS),
+	GATE(HCLK_ISP, "hclk_isp", "hclk_vi", 0,
+			RK3568_CLKGATE_CON(19), 1, GFLAGS),
+	COMPOSITE(CLK_ISP, "clk_isp", cpll_gpll_hpll_p, 0,
+			RK3568_CLKSEL_CON(35), 6, 2, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(19), 2, GFLAGS),
+	GATE(PCLK_CSI2HOST1, "pclk_csi2host1", "pclk_vi", 0,
+			RK3568_CLKGATE_CON(19), 4, GFLAGS),
+	COMPOSITE(CLK_CIF_OUT, "clk_cif_out", gpll_usb480m_xin24m_p, 0,
+			RK3568_CLKSEL_CON(35), 14, 2, MFLAGS, 8, 6, DFLAGS,
+			RK3568_CLKGATE_CON(19), 8, GFLAGS),
+	COMPOSITE(CLK_CAM0_OUT, "clk_cam0_out", gpll_usb480m_xin24m_p, 0,
+			RK3568_CLKSEL_CON(36), 6, 2, MFLAGS, 0, 6, DFLAGS,
+			RK3568_CLKGATE_CON(19), 9, GFLAGS),
+	COMPOSITE(CLK_CAM1_OUT, "clk_cam1_out", gpll_usb480m_xin24m_p, 0,
+			RK3568_CLKSEL_CON(36), 14, 2, MFLAGS, 8, 6, DFLAGS,
+			RK3568_CLKGATE_CON(19), 10, GFLAGS),
+
+	/* PD_VO */
+	COMPOSITE_NODIV(ACLK_VO, "aclk_vo", gpll300_cpll250_gpll100_xin24m_p, 0,
+			RK3568_CLKSEL_CON(37), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(20), 0, GFLAGS),
+	COMPOSITE_NOMUX(HCLK_VO, "hclk_vo", "aclk_vo", 0,
+			RK3568_CLKSEL_CON(37), 8, 4, DFLAGS,
+			RK3568_CLKGATE_CON(20), 1, GFLAGS),
+	COMPOSITE_NOMUX(PCLK_VO, "pclk_vo", "aclk_vo", 0,
+			RK3568_CLKSEL_CON(37), 12, 4, DFLAGS,
+			RK3568_CLKGATE_CON(20), 2, GFLAGS),
+	COMPOSITE(ACLK_VOP_PRE, "aclk_vop_pre", cpll_gpll_hpll_vpll_p, 0,
+			RK3568_CLKSEL_CON(38), 6, 2, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(20), 6, GFLAGS),
+	GATE(ACLK_VOP, "aclk_vop", "aclk_vop_pre", 0,
+			RK3568_CLKGATE_CON(20), 8, GFLAGS),
+	GATE(HCLK_VOP, "hclk_vop", "hclk_vo", 0,
+			RK3568_CLKGATE_CON(20), 9, GFLAGS),
+	COMPOSITE(DCLK_VOP0, "dclk_vop0", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
+			RK3568_CLKSEL_CON(39), 10, 2, MFLAGS, 0, 8, DFLAGS,
+			RK3568_CLKGATE_CON(20), 10, GFLAGS),
+	COMPOSITE(DCLK_VOP1, "dclk_vop1", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
+			RK3568_CLKSEL_CON(40), 10, 2, MFLAGS, 0, 8, DFLAGS,
+			RK3568_CLKGATE_CON(20), 11, GFLAGS),
+	COMPOSITE(DCLK_VOP2, "dclk_vop2", hpll_vpll_gpll_cpll_p, 0,
+			RK3568_CLKSEL_CON(41), 10, 2, MFLAGS, 0, 8, DFLAGS,
+			RK3568_CLKGATE_CON(20), 12, GFLAGS),
+	GATE(CLK_VOP_PWM, "clk_vop_pwm", "xin24m", 0,
+			RK3568_CLKGATE_CON(20), 13, GFLAGS),
+	GATE(ACLK_HDCP, "aclk_hdcp", "aclk_vo", 0,
+			RK3568_CLKGATE_CON(21), 0, GFLAGS),
+	GATE(HCLK_HDCP, "hclk_hdcp", "hclk_vo", 0,
+			RK3568_CLKGATE_CON(21), 1, GFLAGS),
+	GATE(PCLK_HDCP, "pclk_hdcp", "pclk_vo", 0,
+			RK3568_CLKGATE_CON(21), 2, GFLAGS),
+	GATE(PCLK_HDMI_HOST, "pclk_hdmi_host", "pclk_vo", 0,
+			RK3568_CLKGATE_CON(21), 3, GFLAGS),
+	GATE(CLK_HDMI_SFR, "clk_hdmi_sfr", "xin24m", 0,
+			RK3568_CLKGATE_CON(21), 4, GFLAGS),
+	GATE(CLK_HDMI_CEC, "clk_hdmi_cec", "clk_rtc_32k", 0,
+			RK3568_CLKGATE_CON(21), 5, GFLAGS),
+	GATE(PCLK_DSITX_0, "pclk_dsitx_0", "pclk_vo", 0,
+			RK3568_CLKGATE_CON(21), 6, GFLAGS),
+	GATE(PCLK_DSITX_1, "pclk_dsitx_1", "pclk_vo", 0,
+			RK3568_CLKGATE_CON(21), 7, GFLAGS),
+	GATE(PCLK_EDP_CTRL, "pclk_edp_ctrl", "pclk_vo", 0,
+			RK3568_CLKGATE_CON(21), 8, GFLAGS),
+	COMPOSITE_NODIV(CLK_EDP_200M, "clk_edp_200m", gpll200_gpll150_cpll125_p, 0,
+			RK3568_CLKSEL_CON(38), 8, 2, MFLAGS,
+			RK3568_CLKGATE_CON(21), 9, GFLAGS),
+
+	/* PD_VPU */
+	COMPOSITE(ACLK_VPU_PRE, "aclk_vpu_pre", gpll_cpll_p, 0,
+			RK3568_CLKSEL_CON(42), 7, 1, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(22), 0, GFLAGS),
+	COMPOSITE_NOMUX(HCLK_VPU_PRE, "hclk_vpu_pre", "aclk_vpu_pre", 0,
+			RK3568_CLKSEL_CON(42), 8, 4, DFLAGS,
+			RK3568_CLKGATE_CON(22), 1, GFLAGS),
+	GATE(ACLK_VPU, "aclk_vpu", "aclk_vpu_pre", 0,
+			RK3568_CLKGATE_CON(22), 4, GFLAGS),
+	GATE(HCLK_VPU, "hclk_vpu", "hclk_vpu_pre", 0,
+			RK3568_CLKGATE_CON(22), 5, GFLAGS),
+
+	/* PD_RGA */
+	COMPOSITE_NODIV(ACLK_RGA_PRE, "aclk_rga_pre", gpll300_cpll250_gpll100_xin24m_p, 0,
+			RK3568_CLKSEL_CON(43), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(23), 0, GFLAGS),
+	COMPOSITE_NOMUX(HCLK_RGA_PRE, "hclk_rga_pre", "aclk_rga_pre", 0,
+			RK3568_CLKSEL_CON(43), 8, 4, DFLAGS,
+			RK3568_CLKGATE_CON(23), 1, GFLAGS),
+	COMPOSITE_NOMUX(PCLK_RGA_PRE, "pclk_rga_pre", "aclk_rga_pre", 0,
+			RK3568_CLKSEL_CON(43), 12, 4, DFLAGS,
+			RK3568_CLKGATE_CON(22), 12, GFLAGS),
+	GATE(ACLK_RGA, "aclk_rga", "aclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(23), 4, GFLAGS),
+	GATE(HCLK_RGA, "hclk_rga", "hclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(23), 5, GFLAGS),
+	COMPOSITE_NODIV(CLK_RGA_CORE, "clk_rga_core", gpll300_gpll200_gpll100_p, 0,
+			RK3568_CLKSEL_CON(43), 2, 2, MFLAGS,
+			RK3568_CLKGATE_CON(23), 6, GFLAGS),
+	GATE(ACLK_IEP, "aclk_iep", "aclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(23), 7, GFLAGS),
+	GATE(HCLK_IEP, "hclk_iep", "hclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(23), 8, GFLAGS),
+	COMPOSITE_NODIV(CLK_IEP_CORE, "clk_iep_core", gpll300_gpll200_gpll100_p, 0,
+			RK3568_CLKSEL_CON(43), 4, 2, MFLAGS,
+			RK3568_CLKGATE_CON(23), 9, GFLAGS),
+	GATE(HCLK_EBC, "hclk_ebc", "hclk_rga_pre", 0, RK3568_CLKGATE_CON(23), 10, GFLAGS),
+	COMPOSITE_NODIV(DCLK_EBC, "dclk_ebc", gpll400_cpll333_gpll200_p, 0,
+			RK3568_CLKSEL_CON(43), 6, 2, MFLAGS,
+			RK3568_CLKGATE_CON(23), 11, GFLAGS),
+	GATE(ACLK_JDEC, "aclk_jdec", "aclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(23), 12, GFLAGS),
+	GATE(HCLK_JDEC, "hclk_jdec", "hclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(23), 13, GFLAGS),
+	GATE(ACLK_JENC, "aclk_jenc", "aclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(23), 14, GFLAGS),
+	GATE(HCLK_JENC, "hclk_jenc", "hclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(23), 15, GFLAGS),
+	GATE(PCLK_EINK, "pclk_eink", "pclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(22), 14, GFLAGS),
+	GATE(HCLK_EINK, "hclk_eink", "hclk_rga_pre", 0,
+			RK3568_CLKGATE_CON(22), 15, GFLAGS),
+
+	/* PD_RKVENC */
+	COMPOSITE(ACLK_RKVENC_PRE, "aclk_rkvenc_pre", gpll_cpll_npll_p, 0,
+			RK3568_CLKSEL_CON(44), 6, 2, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(24), 0, GFLAGS),
+	COMPOSITE_NOMUX(HCLK_RKVENC_PRE, "hclk_rkvenc_pre", "aclk_rkvenc_pre", 0,
+			RK3568_CLKSEL_CON(44), 8, 4, DFLAGS,
+			RK3568_CLKGATE_CON(24), 1, GFLAGS),
+	GATE(ACLK_RKVENC, "aclk_rkvenc", "aclk_rkvenc_pre", 0,
+			RK3568_CLKGATE_CON(24), 6, GFLAGS),
+	GATE(HCLK_RKVENC, "hclk_rkvenc", "hclk_rkvenc_pre", 0,
+			RK3568_CLKGATE_CON(24), 7, GFLAGS),
+	COMPOSITE(CLK_RKVENC_CORE, "clk_rkvenc_core", gpll_cpll_npll_vpll_p, 0,
+			RK3568_CLKSEL_CON(45), 14, 2, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(24), 8, GFLAGS),
+	COMPOSITE(ACLK_RKVDEC_PRE, "aclk_rkvdec_pre", aclk_rkvdec_pre_p, CLK_SET_RATE_NO_REPARENT,
+			RK3568_CLKSEL_CON(47), 7, 1, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(25), 0, GFLAGS),
+	COMPOSITE_NOMUX(HCLK_RKVDEC_PRE, "hclk_rkvdec_pre", "aclk_rkvdec_pre", 0,
+			RK3568_CLKSEL_CON(47), 8, 4, DFLAGS,
+			RK3568_CLKGATE_CON(25), 1, GFLAGS),
+	GATE(ACLK_RKVDEC, "aclk_rkvdec", "aclk_rkvdec_pre", 0,
+			RK3568_CLKGATE_CON(25), 4, GFLAGS),
+	GATE(HCLK_RKVDEC, "hclk_rkvdec", "hclk_rkvdec_pre", 0,
+			RK3568_CLKGATE_CON(25), 5, GFLAGS),
+	COMPOSITE(CLK_RKVDEC_CA, "clk_rkvdec_ca", gpll_cpll_npll_vpll_p, 0,
+			RK3568_CLKSEL_CON(48), 6, 2, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(25), 6, GFLAGS),
+	COMPOSITE(CLK_RKVDEC_CORE, "clk_rkvdec_core", clk_rkvdec_core_p, CLK_SET_RATE_NO_REPARENT,
+			RK3568_CLKSEL_CON(49), 14, 2, MFLAGS, 8, 5, DFLAGS,
+			RK3568_CLKGATE_CON(25), 7, GFLAGS),
+	COMPOSITE(CLK_RKVDEC_HEVC_CA, "clk_rkvdec_hevc_ca", gpll_cpll_npll_vpll_p, 0,
+			RK3568_CLKSEL_CON(49), 6, 2, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(25), 8, GFLAGS),
+
+	/* PD_BUS */
+	COMPOSITE_NODIV(ACLK_BUS, "aclk_bus", gpll200_gpll150_gpll100_xin24m_p, 0,
+			RK3568_CLKSEL_CON(50), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(26), 0, GFLAGS),
+	COMPOSITE_NODIV(PCLK_BUS, "pclk_bus", gpll100_gpll75_cpll50_xin24m_p, 0,
+			RK3568_CLKSEL_CON(50), 4, 2, MFLAGS,
+			RK3568_CLKGATE_CON(26), 1, GFLAGS),
+	GATE(PCLK_TSADC, "pclk_tsadc", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(26), 4, GFLAGS),
+	COMPOSITE(CLK_TSADC_TSEN, "clk_tsadc_tsen", xin24m_gpll100_cpll100_p, 0,
+			RK3568_CLKSEL_CON(51), 4, 2, MFLAGS, 0, 3, DFLAGS,
+			RK3568_CLKGATE_CON(26), 5, GFLAGS),
+	COMPOSITE_NOMUX(CLK_TSADC, "clk_tsadc", "clk_tsadc_tsen", 0,
+			RK3568_CLKSEL_CON(51), 8, 7, DFLAGS,
+			RK3568_CLKGATE_CON(26), 6, GFLAGS),
+	GATE(PCLK_SARADC, "pclk_saradc", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(26), 7, GFLAGS),
+	GATE(CLK_SARADC, "clk_saradc", "xin24m", 0,
+			RK3568_CLKGATE_CON(26), 8, GFLAGS),
+	GATE(PCLK_SCR, "pclk_scr", "pclk_bus", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(26), 12, GFLAGS),
+	GATE(PCLK_WDT_NS, "pclk_wdt_ns", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(26), 13, GFLAGS),
+	GATE(TCLK_WDT_NS, "tclk_wdt_ns", "xin24m", 0,
+			RK3568_CLKGATE_CON(26), 14, GFLAGS),
+	GATE(ACLK_MCU, "aclk_mcu", "aclk_bus", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(32), 13, GFLAGS),
+	GATE(PCLK_INTMUX, "pclk_intmux", "pclk_bus", CLK_IGNORE_UNUSED,
+			RK3568_CLKGATE_CON(32), 14, GFLAGS),
+	GATE(PCLK_MAILBOX, "pclk_mailbox", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(32), 15, GFLAGS),
+
+	GATE(PCLK_UART1, "pclk_uart1", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(27), 12, GFLAGS),
+	COMPOSITE(CLK_UART1_SRC, "clk_uart1_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(52), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(27), 13, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART1_FRAC, "clk_uart1_frac", "clk_uart1_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(53), 0,
+			RK3568_CLKGATE_CON(27), 14, GFLAGS,
+			&rk3568_uart1_fracmux),
+	GATE(SCLK_UART1, "sclk_uart1", "sclk_uart1_mux", 0,
+			RK3568_CLKGATE_CON(27), 15, GFLAGS),
+
+	GATE(PCLK_UART2, "pclk_uart2", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(28), 0, GFLAGS),
+	COMPOSITE(CLK_UART2_SRC, "clk_uart2_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(54), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(28), 1, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART2_FRAC, "clk_uart2_frac", "clk_uart2_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(55), 0,
+			RK3568_CLKGATE_CON(28), 2, GFLAGS,
+			&rk3568_uart2_fracmux),
+	GATE(SCLK_UART2, "sclk_uart2", "sclk_uart2_mux", 0,
+			RK3568_CLKGATE_CON(28), 3, GFLAGS),
+
+	GATE(PCLK_UART3, "pclk_uart3", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(28), 4, GFLAGS),
+	COMPOSITE(CLK_UART3_SRC, "clk_uart3_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(56), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(28), 5, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART3_FRAC, "clk_uart3_frac", "clk_uart3_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(57), 0,
+			RK3568_CLKGATE_CON(28), 6, GFLAGS,
+			&rk3568_uart3_fracmux),
+	GATE(SCLK_UART3, "sclk_uart3", "sclk_uart3_mux", 0,
+			RK3568_CLKGATE_CON(28), 7, GFLAGS),
+
+	GATE(PCLK_UART4, "pclk_uart4", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(28), 8, GFLAGS),
+	COMPOSITE(CLK_UART4_SRC, "clk_uart4_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(58), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(28), 9, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART4_FRAC, "clk_uart4_frac", "clk_uart4_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(59), 0,
+			RK3568_CLKGATE_CON(28), 10, GFLAGS,
+			&rk3568_uart4_fracmux),
+	GATE(SCLK_UART4, "sclk_uart4", "sclk_uart4_mux", 0,
+			RK3568_CLKGATE_CON(28), 11, GFLAGS),
+
+	GATE(PCLK_UART5, "pclk_uart5", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(28), 12, GFLAGS),
+	COMPOSITE(CLK_UART5_SRC, "clk_uart5_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(60), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(28), 13, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART5_FRAC, "clk_uart5_frac", "clk_uart5_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(61), 0,
+			RK3568_CLKGATE_CON(28), 14, GFLAGS,
+			&rk3568_uart5_fracmux),
+	GATE(SCLK_UART5, "sclk_uart5", "sclk_uart5_mux", 0,
+			RK3568_CLKGATE_CON(28), 15, GFLAGS),
+
+	GATE(PCLK_UART6, "pclk_uart6", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(29), 0, GFLAGS),
+	COMPOSITE(CLK_UART6_SRC, "clk_uart6_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(62), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(29), 1, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART6_FRAC, "clk_uart6_frac", "clk_uart6_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(63), 0,
+			RK3568_CLKGATE_CON(29), 2, GFLAGS,
+			&rk3568_uart6_fracmux),
+	GATE(SCLK_UART6, "sclk_uart6", "sclk_uart6_mux", 0,
+			RK3568_CLKGATE_CON(29), 3, GFLAGS),
+
+	GATE(PCLK_UART7, "pclk_uart7", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(29), 4, GFLAGS),
+	COMPOSITE(CLK_UART7_SRC, "clk_uart7_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(64), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(29), 5, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART7_FRAC, "clk_uart7_frac", "clk_uart7_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(65), 0,
+			RK3568_CLKGATE_CON(29), 6, GFLAGS,
+			&rk3568_uart7_fracmux),
+	GATE(SCLK_UART7, "sclk_uart7", "sclk_uart7_mux", 0,
+			RK3568_CLKGATE_CON(29), 7, GFLAGS),
+
+	GATE(PCLK_UART8, "pclk_uart8", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(29), 8, GFLAGS),
+	COMPOSITE(CLK_UART8_SRC, "clk_uart8_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(66), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(29), 9, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART8_FRAC, "clk_uart8_frac", "clk_uart8_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(67), 0,
+			RK3568_CLKGATE_CON(29), 10, GFLAGS,
+			&rk3568_uart8_fracmux),
+	GATE(SCLK_UART8, "sclk_uart8", "sclk_uart8_mux", 0,
+			RK3568_CLKGATE_CON(29), 11, GFLAGS),
+
+	GATE(PCLK_UART9, "pclk_uart9", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(29), 12, GFLAGS),
+	COMPOSITE(CLK_UART9_SRC, "clk_uart9_src", gpll_cpll_usb480m_p, 0,
+			RK3568_CLKSEL_CON(68), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_CLKGATE_CON(29), 13, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART9_FRAC, "clk_uart9_frac", "clk_uart9_src", CLK_SET_RATE_PARENT,
+			RK3568_CLKSEL_CON(69), 0,
+			RK3568_CLKGATE_CON(29), 14, GFLAGS,
+			&rk3568_uart9_fracmux),
+	GATE(SCLK_UART9, "sclk_uart9", "sclk_uart9_mux", 0,
+			RK3568_CLKGATE_CON(29), 15, GFLAGS),
+
+	GATE(PCLK_CAN0, "pclk_can0", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(27), 5, GFLAGS),
+	COMPOSITE(CLK_CAN0, "clk_can0", gpll_cpll_p, 0,
+			RK3568_CLKSEL_CON(70), 7, 1, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(27), 6, GFLAGS),
+	GATE(PCLK_CAN1, "pclk_can1", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(27), 7, GFLAGS),
+	COMPOSITE(CLK_CAN1, "clk_can1", gpll_cpll_p, 0,
+			RK3568_CLKSEL_CON(70), 15, 1, MFLAGS, 8, 5, DFLAGS,
+			RK3568_CLKGATE_CON(27), 8, GFLAGS),
+	GATE(PCLK_CAN2, "pclk_can2", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(27), 9, GFLAGS),
+	COMPOSITE(CLK_CAN2, "clk_can2", gpll_cpll_p, 0,
+			RK3568_CLKSEL_CON(71), 7, 1, MFLAGS, 0, 5, DFLAGS,
+			RK3568_CLKGATE_CON(27), 10, GFLAGS),
+	COMPOSITE_NODIV(CLK_I2C, "clk_i2c", clk_i2c_p, 0,
+			RK3568_CLKSEL_CON(71), 8, 2, MFLAGS,
+			RK3568_CLKGATE_CON(32), 10, GFLAGS),
+	GATE(PCLK_I2C1, "pclk_i2c1", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(30), 0, GFLAGS),
+	GATE(CLK_I2C1, "clk_i2c1", "clk_i2c", 0,
+			RK3568_CLKGATE_CON(30), 1, GFLAGS),
+	GATE(PCLK_I2C2, "pclk_i2c2", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(30), 2, GFLAGS),
+	GATE(CLK_I2C2, "clk_i2c2", "clk_i2c", 0,
+			RK3568_CLKGATE_CON(30), 3, GFLAGS),
+	GATE(PCLK_I2C3, "pclk_i2c3", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(30), 4, GFLAGS),
+	GATE(CLK_I2C3, "clk_i2c3", "clk_i2c", 0,
+			RK3568_CLKGATE_CON(30), 5, GFLAGS),
+	GATE(PCLK_I2C4, "pclk_i2c4", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(30), 6, GFLAGS),
+	GATE(CLK_I2C4, "clk_i2c4", "clk_i2c", 0,
+			RK3568_CLKGATE_CON(30), 7, GFLAGS),
+	GATE(PCLK_I2C5, "pclk_i2c5", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(30), 8, GFLAGS),
+	GATE(CLK_I2C5, "clk_i2c5", "clk_i2c", 0,
+			RK3568_CLKGATE_CON(30), 9, GFLAGS),
+	GATE(PCLK_SPI0, "pclk_spi0", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(30), 10, GFLAGS),
+	COMPOSITE_NODIV(CLK_SPI0, "clk_spi0", gpll200_xin24m_cpll100_p, 0,
+			RK3568_CLKSEL_CON(72), 0, 1, MFLAGS,
+			RK3568_CLKGATE_CON(30), 11, GFLAGS),
+	GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(30), 12, GFLAGS),
+	COMPOSITE_NODIV(CLK_SPI1, "clk_spi1", gpll200_xin24m_cpll100_p, 0,
+			RK3568_CLKSEL_CON(72), 2, 1, MFLAGS,
+			RK3568_CLKGATE_CON(30), 13, GFLAGS),
+	GATE(PCLK_SPI2, "pclk_spi2", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(30), 14, GFLAGS),
+	COMPOSITE_NODIV(CLK_SPI2, "clk_spi2", gpll200_xin24m_cpll100_p, 0,
+			RK3568_CLKSEL_CON(72), 4, 1, MFLAGS,
+			RK3568_CLKGATE_CON(30), 15, GFLAGS),
+	GATE(PCLK_SPI3, "pclk_spi3", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(31), 0, GFLAGS),
+	COMPOSITE_NODIV(CLK_SPI3, "clk_spi3", gpll200_xin24m_cpll100_p, 0,
+			RK3568_CLKSEL_CON(72), 6, 1, MFLAGS, RK3568_CLKGATE_CON(31), 1, GFLAGS),
+	GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus", 0, RK3568_CLKGATE_CON(31), 10, GFLAGS),
+	COMPOSITE_NODIV(CLK_PWM1, "clk_pwm1", gpll100_xin24m_cpll100_p, 0,
+			RK3568_CLKSEL_CON(72), 8, 1, MFLAGS,
+			RK3568_CLKGATE_CON(31), 11, GFLAGS),
+	GATE(CLK_PWM1_CAPTURE, "clk_pwm1_capture", "xin24m", 0,
+			RK3568_CLKGATE_CON(31), 12, GFLAGS),
+	GATE(PCLK_PWM2, "pclk_pwm2", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(31), 13, GFLAGS),
+	COMPOSITE_NODIV(CLK_PWM2, "clk_pwm2", gpll100_xin24m_cpll100_p, 0,
+			RK3568_CLKSEL_CON(72), 10, 1, MFLAGS,
+			RK3568_CLKGATE_CON(31), 14, GFLAGS),
+	GATE(CLK_PWM2_CAPTURE, "clk_pwm2_capture", "xin24m", 0,
+			RK3568_CLKGATE_CON(31), 15, GFLAGS),
+	GATE(PCLK_PWM3, "pclk_pwm3", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(32), 0, GFLAGS),
+	COMPOSITE_NODIV(CLK_PWM3, "clk_pwm3", gpll100_xin24m_cpll100_p, 0,
+			RK3568_CLKSEL_CON(72), 12, 1, MFLAGS,
+			RK3568_CLKGATE_CON(32), 1, GFLAGS),
+	GATE(CLK_PWM3_CAPTURE, "clk_pwm3_capture", "xin24m", 0,
+			RK3568_CLKGATE_CON(32), 2, GFLAGS),
+	COMPOSITE_NODIV(DBCLK_GPIO, "dbclk_gpio", xin24m_32k_p, 0,
+			RK3568_CLKSEL_CON(72), 14, 1, MFLAGS,
+			RK3568_CLKGATE_CON(32), 11, GFLAGS),
+	GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(31), 2, GFLAGS),
+	GATE(DBCLK_GPIO1, "dbclk_gpio1", "dbclk_gpio", 0,
+			RK3568_CLKGATE_CON(31), 3, GFLAGS),
+	GATE(PCLK_GPIO2, "pclk_gpio2", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(31), 4, GFLAGS),
+	GATE(DBCLK_GPIO2, "dbclk_gpio2", "dbclk_gpio", 0,
+			RK3568_CLKGATE_CON(31), 5, GFLAGS),
+	GATE(PCLK_GPIO3, "pclk_gpio3", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(31), 6, GFLAGS),
+	GATE(DBCLK_GPIO3, "dbclk_gpio3", "dbclk_gpio", 0,
+			RK3568_CLKGATE_CON(31), 7, GFLAGS),
+	GATE(PCLK_GPIO4, "pclk_gpio4", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(31), 8, GFLAGS),
+	GATE(DBCLK_GPIO4, "dbclk_gpio4", "dbclk_gpio", 0,
+			RK3568_CLKGATE_CON(31), 9, GFLAGS),
+	GATE(PCLK_TIMER, "pclk_timer", "pclk_bus", 0,
+			RK3568_CLKGATE_CON(32), 3, GFLAGS),
+	GATE(CLK_TIMER0, "clk_timer0", "xin24m", 0,
+			RK3568_CLKGATE_CON(32), 4, GFLAGS),
+	GATE(CLK_TIMER1, "clk_timer1", "xin24m", 0,
+			RK3568_CLKGATE_CON(32), 5, GFLAGS),
+	GATE(CLK_TIMER2, "clk_timer2", "xin24m", 0,
+			RK3568_CLKGATE_CON(32), 6, GFLAGS),
+	GATE(CLK_TIMER3, "clk_timer3", "xin24m", 0,
+			RK3568_CLKGATE_CON(32), 7, GFLAGS),
+	GATE(CLK_TIMER4, "clk_timer4", "xin24m", 0,
+			RK3568_CLKGATE_CON(32), 8, GFLAGS),
+	GATE(CLK_TIMER5, "clk_timer5", "xin24m", 0,
+			RK3568_CLKGATE_CON(32), 9, GFLAGS),
+
+	/* PD_TOP */
+	COMPOSITE_NODIV(ACLK_TOP_HIGH, "aclk_top_high", cpll500_gpll400_gpll300_xin24m_p, 0,
+			RK3568_CLKSEL_CON(73), 0, 2, MFLAGS,
+			RK3568_CLKGATE_CON(33), 0, GFLAGS),
+	COMPOSITE_NODIV(ACLK_TOP_LOW, "aclk_top_low", gpll400_gpll300_gpll200_xin24m_p, 0,
+			RK3568_CLKSEL_CON(73), 4, 2, MFLAGS,
+			RK3568_CLKGATE_CON(33), 1, GFLAGS),
+	COMPOSITE_NODIV(HCLK_TOP, "hclk_top", gpll150_gpll100_gpll75_xin24m_p, 0,
+			RK3568_CLKSEL_CON(73), 8, 2, MFLAGS,
+			RK3568_CLKGATE_CON(33), 2, GFLAGS),
+	COMPOSITE_NODIV(PCLK_TOP, "pclk_top", gpll100_gpll75_cpll50_xin24m_p, 0,
+			RK3568_CLKSEL_CON(73), 12, 2, MFLAGS,
+			RK3568_CLKGATE_CON(33), 3, GFLAGS),
+	GATE(PCLK_PCIE30PHY, "pclk_pcie30phy", "pclk_top", 0,
+			RK3568_CLKGATE_CON(33), 8, GFLAGS),
+	COMPOSITE_NODIV(CLK_OPTC_ARB, "clk_optc_arb", xin24m_cpll100_p, 0,
+			RK3568_CLKSEL_CON(73), 15, 1, MFLAGS,
+			RK3568_CLKGATE_CON(33), 9, GFLAGS),
+	GATE(PCLK_MIPICSIPHY, "pclk_mipicsiphy", "pclk_top", 0,
+			RK3568_CLKGATE_CON(33), 13, GFLAGS),
+	GATE(PCLK_MIPIDSIPHY0, "pclk_mipidsiphy0", "pclk_top", 0,
+			RK3568_CLKGATE_CON(33), 14, GFLAGS),
+	GATE(PCLK_MIPIDSIPHY1, "pclk_mipidsiphy1", "pclk_top", 0,
+			RK3568_CLKGATE_CON(33), 15, GFLAGS),
+	GATE(PCLK_PIPEPHY0, "pclk_pipephy0", "pclk_top", 0,
+			RK3568_CLKGATE_CON(34), 4, GFLAGS),
+	GATE(PCLK_PIPEPHY1, "pclk_pipephy1", "pclk_top", 0,
+			RK3568_CLKGATE_CON(34), 5, GFLAGS),
+	GATE(PCLK_PIPEPHY2, "pclk_pipephy2", "pclk_top", 0,
+			RK3568_CLKGATE_CON(34), 6, GFLAGS),
+	GATE(PCLK_CPU_BOOST, "pclk_cpu_boost", "pclk_top", 0,
+			RK3568_CLKGATE_CON(34), 11, GFLAGS),
+	GATE(CLK_CPU_BOOST, "clk_cpu_boost", "xin24m", 0,
+			RK3568_CLKGATE_CON(34), 12, GFLAGS),
+	GATE(PCLK_OTPPHY, "pclk_otpphy", "pclk_top", 0,
+			RK3568_CLKGATE_CON(34), 13, GFLAGS),
+	GATE(PCLK_EDPPHY_GRF, "pclk_edpphy_grf", "pclk_top", 0,
+			RK3568_CLKGATE_CON(34), 14, GFLAGS),
+};
+
+static struct rockchip_clk_branch rk3568_clk_pmu_branches[] __initdata = {
+	/* PD_PMU */
+	FACTOR(0, "ppll_ph0", "ppll", 0, 1, 2),
+	FACTOR(0, "ppll_ph180", "ppll", 0, 1, 2),
+	FACTOR(0, "hpll_ph0", "hpll", 0, 1, 2),
+
+	MUX(CLK_PDPMU, "clk_pdpmu", clk_pdpmu_p, 0,
+			RK3568_PMU_CLKSEL_CON(2), 15, 1, MFLAGS),
+	COMPOSITE_NOMUX(PCLK_PDPMU, "pclk_pdpmu", "clk_pdpmu", 0,
+			RK3568_PMU_CLKSEL_CON(2), 0, 5, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(0), 2, GFLAGS),
+	GATE(PCLK_PMU, "pclk_pmu", "pclk_pdpmu", 0,
+			RK3568_PMU_CLKGATE_CON(0), 6, GFLAGS),
+	GATE(CLK_PMU, "clk_pmu", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(0), 7, GFLAGS),
+	GATE(PCLK_I2C0, "pclk_i2c0", "pclk_pdpmu", 0,
+			RK3568_PMU_CLKGATE_CON(1), 0, GFLAGS),
+	COMPOSITE_NOMUX(CLK_I2C0, "clk_i2c0", "clk_pdpmu", 0,
+			RK3568_PMU_CLKSEL_CON(3), 0, 7, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(1), 1, GFLAGS),
+	GATE(PCLK_UART0, "pclk_uart0", "pclk_pdpmu", 0,
+			RK3568_PMU_CLKGATE_CON(1), 2, GFLAGS),
+
+	COMPOSITE_FRACMUX(CLK_RTC32K_FRAC, "clk_rtc32k_frac", "xin24m", CLK_IGNORE_UNUSED,
+			RK3568_PMU_CLKSEL_CON(1), 0,
+			RK3568_PMU_CLKGATE_CON(0), 1, GFLAGS,
+			&rk3568_rtc32k_pmu_fracmux),
+
+	COMPOSITE_NOMUX(XIN_OSC0_DIV, "xin_osc0_div", "xin24m", CLK_IGNORE_UNUSED,
+			RK3568_PMU_CLKSEL_CON(0), 0, 5, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(0), 0, GFLAGS),
+
+	COMPOSITE(CLK_UART0_DIV, "sclk_uart0_div", ppll_usb480m_cpll_gpll_p, 0,
+			RK3568_PMU_CLKSEL_CON(4), 8, 2, MFLAGS, 0, 7, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(1), 3, GFLAGS),
+	COMPOSITE_FRACMUX(CLK_UART0_FRAC, "sclk_uart0_frac", "sclk_uart0_div", CLK_SET_RATE_PARENT,
+			RK3568_PMU_CLKSEL_CON(5), 0,
+			RK3568_PMU_CLKGATE_CON(1), 4, GFLAGS,
+			&rk3568_uart0_fracmux),
+	GATE(SCLK_UART0, "sclk_uart0", "sclk_uart0_mux", 0,
+			RK3568_PMU_CLKGATE_CON(1), 5, GFLAGS),
+
+	GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pdpmu", 0,
+			RK3568_PMU_CLKGATE_CON(1), 9, GFLAGS),
+	COMPOSITE_NODIV(DBCLK_GPIO0, "dbclk_gpio0", xin24m_32k_p, 0,
+			RK3568_PMU_CLKSEL_CON(6), 15, 1, MFLAGS,
+			RK3568_PMU_CLKGATE_CON(1), 10, GFLAGS),
+	GATE(PCLK_PWM0, "pclk_pwm0", "pclk_pdpmu", 0,
+			RK3568_PMU_CLKGATE_CON(1), 6, GFLAGS),
+	COMPOSITE(CLK_PWM0, "clk_pwm0", clk_pwm0_p, 0,
+			RK3568_PMU_CLKSEL_CON(6), 7, 1, MFLAGS, 0, 7, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(1), 7, GFLAGS),
+	GATE(CLK_CAPTURE_PWM0_NDFT, "clk_capture_pwm0_ndft", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(1), 8, GFLAGS),
+	GATE(PCLK_PMUPVTM, "pclk_pmupvtm", "pclk_pdpmu", 0,
+			RK3568_PMU_CLKGATE_CON(1), 11, GFLAGS),
+	GATE(CLK_PMUPVTM, "clk_pmupvtm", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(1), 12, GFLAGS),
+	GATE(CLK_CORE_PMUPVTM, "clk_core_pmupvtm", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(1), 13, GFLAGS),
+	COMPOSITE_NOMUX(CLK_REF24M, "clk_ref24m", "clk_pdpmu", 0,
+			RK3568_PMU_CLKSEL_CON(7), 0, 6, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(2), 0, GFLAGS),
+	GATE(XIN_OSC0_USBPHY0_G, "xin_osc0_usbphy0_g", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 1, GFLAGS),
+	MUX(CLK_USBPHY0_REF, "clk_usbphy0_ref", clk_usbphy0_ref_p, 0,
+			RK3568_PMU_CLKSEL_CON(8), 0, 1, MFLAGS),
+	GATE(XIN_OSC0_USBPHY1_G, "xin_osc0_usbphy1_g", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 2, GFLAGS),
+	MUX(CLK_USBPHY1_REF, "clk_usbphy1_ref", clk_usbphy1_ref_p, 0,
+			RK3568_PMU_CLKSEL_CON(8), 1, 1, MFLAGS),
+	GATE(XIN_OSC0_MIPIDSIPHY0_G, "xin_osc0_mipidsiphy0_g", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 3, GFLAGS),
+	MUX(CLK_MIPIDSIPHY0_REF, "clk_mipidsiphy0_ref", clk_mipidsiphy0_ref_p, 0,
+			RK3568_PMU_CLKSEL_CON(8), 2, 1, MFLAGS),
+	GATE(XIN_OSC0_MIPIDSIPHY1_G, "xin_osc0_mipidsiphy1_g", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 4, GFLAGS),
+	MUX(CLK_MIPIDSIPHY1_REF, "clk_mipidsiphy1_ref", clk_mipidsiphy1_ref_p, 0,
+			RK3568_PMU_CLKSEL_CON(8), 3, 1, MFLAGS),
+	COMPOSITE_NOMUX(CLK_WIFI_DIV, "clk_wifi_div", "clk_pdpmu", 0,
+			RK3568_PMU_CLKSEL_CON(8), 8, 6, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(2), 5, GFLAGS),
+	GATE(CLK_WIFI_OSC0, "clk_wifi_osc0", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 6, GFLAGS),
+	MUX(CLK_WIFI, "clk_wifi", clk_wifi_p, CLK_SET_RATE_PARENT,
+			RK3568_PMU_CLKSEL_CON(8), 15, 1, MFLAGS),
+	COMPOSITE_NOMUX(CLK_PCIEPHY0_DIV, "clk_pciephy0_div", "ppll_ph0", 0,
+			RK3568_PMU_CLKSEL_CON(9), 0, 3, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(2), 7, GFLAGS),
+	GATE(CLK_PCIEPHY0_OSC0, "clk_pciephy0_osc0", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 8, GFLAGS),
+	MUX(CLK_PCIEPHY0_REF, "clk_pciephy0_ref", clk_pciephy0_ref_p, CLK_SET_RATE_PARENT,
+			RK3568_PMU_CLKSEL_CON(9), 3, 1, MFLAGS),
+	COMPOSITE_NOMUX(CLK_PCIEPHY1_DIV, "clk_pciephy1_div", "ppll_ph0", 0,
+			RK3568_PMU_CLKSEL_CON(9), 4, 3, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(2), 9, GFLAGS),
+	GATE(CLK_PCIEPHY1_OSC0, "clk_pciephy1_osc0", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 10, GFLAGS),
+	MUX(CLK_PCIEPHY1_REF, "clk_pciephy1_ref", clk_pciephy1_ref_p, CLK_SET_RATE_PARENT,
+			RK3568_PMU_CLKSEL_CON(9), 7, 1, MFLAGS),
+	COMPOSITE_NOMUX(CLK_PCIEPHY2_DIV, "clk_pciephy2_div", "ppll_ph0", 0,
+			RK3568_PMU_CLKSEL_CON(9), 8, 3, DFLAGS,
+			RK3568_PMU_CLKGATE_CON(2), 11, GFLAGS),
+	GATE(CLK_PCIEPHY2_OSC0, "clk_pciephy2_osc0", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 12, GFLAGS),
+	MUX(CLK_PCIEPHY2_REF, "clk_pciephy2_ref", clk_pciephy2_ref_p, CLK_SET_RATE_PARENT,
+			RK3568_PMU_CLKSEL_CON(9), 11, 1, MFLAGS),
+	GATE(CLK_PCIE30PHY_REF_M, "clk_pcie30phy_ref_m", "ppll_ph0", 0,
+			RK3568_PMU_CLKGATE_CON(2), 13, GFLAGS),
+	GATE(CLK_PCIE30PHY_REF_N, "clk_pcie30phy_ref_n", "ppll_ph180", 0,
+			RK3568_PMU_CLKGATE_CON(2), 14, GFLAGS),
+	GATE(XIN_OSC0_EDPPHY_G, "xin_osc0_edpphy_g", "xin24m", 0,
+			RK3568_PMU_CLKGATE_CON(2), 15, GFLAGS),
+	MUX(CLK_HDMI_REF, "clk_hdmi_ref", clk_hdmi_ref_p, 0,
+			RK3568_PMU_CLKSEL_CON(8), 7, 1, MFLAGS),
+};
+
+static const char *const rk3568_cru_critical_clocks[] __initconst = {
+	"armclk",
+	"pclk_core_pre",
+	"aclk_bus",
+	"pclk_bus",
+	"aclk_top_high",
+	"aclk_top_low",
+	"hclk_top",
+	"pclk_top",
+	"aclk_perimid",
+	"hclk_perimid",
+	"aclk_secure_flash",
+	"hclk_secure_flash",
+	"aclk_core_niu2bus",
+	"npll",
+	"clk_optc_arb",
+	"hclk_php",
+	"pclk_php",
+	"hclk_usb",
+};
+
+static const char *const rk3568_pmucru_critical_clocks[] __initconst = {
+	"pclk_pdpmu",
+	"pclk_pmu",
+	"clk_pmu",
+};
+
+static void __init rk3568_pmu_clk_init(struct device_node *np)
+{
+	struct rockchip_clk_provider *ctx;
+	void __iomem *reg_base;
+
+	reg_base = of_iomap(np, 0);
+	if (!reg_base) {
+		pr_err("%s: could not map cru pmu region\n", __func__);
+		return;
+	}
+
+	ctx = rockchip_clk_init(np, reg_base, CLKPMU_NR_CLKS);
+	if (IS_ERR(ctx)) {
+		pr_err("%s: rockchip pmu clk init failed\n", __func__);
+		return;
+	}
+
+	rockchip_clk_register_plls(ctx, rk3568_pmu_pll_clks,
+				   ARRAY_SIZE(rk3568_pmu_pll_clks),
+				   RK3568_GRF_SOC_STATUS0);
+
+	rockchip_clk_register_branches(ctx, rk3568_clk_pmu_branches,
+				       ARRAY_SIZE(rk3568_clk_pmu_branches));
+
+	rockchip_register_softrst(np, 1, reg_base + RK3568_PMU_SOFTRST_CON(0),
+				  ROCKCHIP_SOFTRST_HIWORD_MASK);
+
+	rockchip_clk_protect_critical(rk3568_pmucru_critical_clocks,
+				      ARRAY_SIZE(rk3568_pmucru_critical_clocks));
+
+	rockchip_clk_of_add_provider(np, ctx);
+}
+
+CLK_OF_DECLARE(rk3568_cru_pmu, "rockchip,rk3568-pmucru", rk3568_pmu_clk_init);
+
+static void __init rk3568_clk_init(struct device_node *np)
+{
+	struct rockchip_clk_provider *ctx;
+	void __iomem *reg_base;
+
+	reg_base = of_iomap(np, 0);
+	if (!reg_base) {
+		pr_err("%s: could not map cru region\n", __func__);
+		return;
+	}
+
+	ctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);
+	if (IS_ERR(ctx)) {
+		pr_err("%s: rockchip clk init failed\n", __func__);
+		iounmap(reg_base);
+		return;
+	}
+
+	rockchip_clk_register_plls(ctx, rk3568_pll_clks,
+				   ARRAY_SIZE(rk3568_pll_clks),
+				   RK3568_GRF_SOC_STATUS0);
+
+	rockchip_clk_register_armclk(ctx, ARMCLK, "armclk",
+				     mux_armclk_p, ARRAY_SIZE(mux_armclk_p),
+				     &rk3568_cpuclk_data, rk3568_cpuclk_rates,
+				     ARRAY_SIZE(rk3568_cpuclk_rates));
+
+	rockchip_clk_register_branches(ctx, rk3568_clk_branches,
+				       ARRAY_SIZE(rk3568_clk_branches));
+
+	rockchip_register_softrst(np, 30, reg_base + RK3568_SOFTRST_CON(0),
+				  ROCKCHIP_SOFTRST_HIWORD_MASK);
+
+	rockchip_register_restart_notifier(ctx, RK3568_GLB_SRST_FST, NULL);
+
+	rockchip_clk_protect_critical(rk3568_cru_critical_clocks,
+				      ARRAY_SIZE(rk3568_cru_critical_clocks));
+
+	rockchip_clk_of_add_provider(np, ctx);
+}
+
+CLK_OF_DECLARE(rk3568_cru, "rockchip,rk3568-cru", rk3568_clk_init);
+
+struct clk_rk3568_inits {
+	void (*inits)(struct device_node *np);
+};
+
+static const struct clk_rk3568_inits clk_rk3568_pmucru_init = {
+	.inits = rk3568_pmu_clk_init,
+};
+
+static const struct clk_rk3568_inits clk_3568_cru_init = {
+	.inits = rk3568_clk_init,
+};
+
+static const struct of_device_id clk_rk3568_match_table[] = {
+	{
+		.compatible = "rockchip,rk3568-cru",
+		.data = &clk_3568_cru_init,
+	},  {
+		.compatible = "rockchip,rk3568-pmucru",
+		.data = &clk_rk3568_pmucru_init,
+	},
+	{ }
+};
+MODULE_DEVICE_TABLE(of, clk_rk3568_match_table);
+
+static int __init clk_rk3568_probe(struct platform_device *pdev)
+{
+	struct device_node *np = pdev->dev.of_node;
+	const struct of_device_id *match;
+	const struct clk_rk3568_inits *init_data;
+
+	match = of_match_device(clk_rk3568_match_table, &pdev->dev);
+	if (!match || !match->data)
+		return -EINVAL;
+
+	init_data = match->data;
+	if (init_data->inits)
+		init_data->inits(np);
+
+	return 0;
+}
+
+static struct platform_driver clk_rk3568_driver = {
+	.driver		= {
+		.name	= "clk-rk3568",
+		.of_match_table = clk_rk3568_match_table,
+		.suppress_bind_attrs = true,
+	},
+};
+builtin_platform_driver_probe(clk_rk3568_driver, clk_rk3568_probe);
+
+MODULE_DESCRIPTION("Rockchip RK3568 Clock Driver");
+MODULE_LICENSE("GPL");
+MODULE_ALIAS("platform:clk-rk3568");
diff --git a/drivers/clk/rockchip/clk.h b/drivers/clk/rockchip/clk.h
index 7e60ac810101..571cee7bbfdc 100644
--- a/drivers/clk/rockchip/clk.h
+++ b/drivers/clk/rockchip/clk.h
@@ -188,6 +188,34 @@ struct clk;
 #define RK3399_PMU_CLKGATE_CON(x)	((x) * 0x4 + 0x100)
 #define RK3399_PMU_SOFTRST_CON(x)	((x) * 0x4 + 0x110)
 
+#define RK3568_PLL_CON(x)		RK2928_PLL_CON(x)
+#define RK3568_MODE_CON0		0xc0
+#define RK3568_MISC_CON0		0xc4
+#define RK3568_MISC_CON1		0xc8
+#define RK3568_MISC_CON2		0xcc
+#define RK3568_GLB_CNT_TH		0xd0
+#define RK3568_GLB_SRST_FST		0xd4
+#define RK3568_GLB_SRST_SND		0xd8
+#define RK3568_GLB_RST_CON		0xdc
+#define RK3568_GLB_RST_ST		0xe0
+#define RK3568_CLKSEL_CON(x)		((x) * 0x4 + 0x100)
+#define RK3568_CLKGATE_CON(x)		((x) * 0x4 + 0x300)
+#define RK3568_SOFTRST_CON(x)		((x) * 0x4 + 0x400)
+#define RK3568_SDMMC0_CON0		0x580
+#define RK3568_SDMMC0_CON1		0x584
+#define RK3568_SDMMC1_CON0		0x588
+#define RK3568_SDMMC1_CON1		0x58c
+#define RK3568_SDMMC2_CON0		0x590
+#define RK3568_SDMMC2_CON1		0x594
+#define RK3568_EMMC_CON0		0x598
+#define RK3568_EMMC_CON1		0x59c
+
+#define RK3568_PMU_PLL_CON(x)		RK2928_PLL_CON(x)
+#define RK3568_PMU_MODE_CON0		0x80
+#define RK3568_PMU_CLKSEL_CON(x)	((x) * 0x4 + 0x100)
+#define RK3568_PMU_CLKGATE_CON(x)	((x) * 0x4 + 0x180)
+#define RK3568_PMU_SOFTRST_CON(x)	((x) * 0x4 + 0x200)
+
 enum rockchip_pll_type {
 	pll_rk3036,
 	pll_rk3066,
@@ -322,7 +350,7 @@ struct rockchip_cpuclk_clksel {
 	u32 val;
 };
 
-#define ROCKCHIP_CPUCLK_NUM_DIVIDERS	2
+#define ROCKCHIP_CPUCLK_NUM_DIVIDERS	5
 #define ROCKCHIP_CPUCLK_MAX_CORES	4
 struct rockchip_cpuclk_rate_table {
 	unsigned long prate;
-- 
2.17.1




_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

Re: [PATCH v3 4/4] clk: rockchip: add clock controller for rk3568

[Kever Yang]

On 2021/3/1 下午2:47, Elaine Zhang wrote:
> Add the clock tree definition for the new rk3568 SoC.
>
> Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>

Patch looks good to me.

Reviewed-by: Kever Yang <kever.yang@rock-chips.com>

Thanks,
- Kever
> ---
>   drivers/clk/rockchip/Kconfig      |    7 +
>   drivers/clk/rockchip/Makefile     |    1 +
>   drivers/clk/rockchip/clk-rk3568.c | 1726 +++++++++++++++++++++++++++++
>   drivers/clk/rockchip/clk.h        |   30 +-
>   4 files changed, 1763 insertions(+), 1 deletion(-)
>   create mode 100644 drivers/clk/rockchip/clk-rk3568.c
>
> diff --git a/drivers/clk/rockchip/Kconfig b/drivers/clk/rockchip/Kconfig
> index effd05032e85..2e31901f4213 100644
> --- a/drivers/clk/rockchip/Kconfig
> +++ b/drivers/clk/rockchip/Kconfig
> @@ -85,4 +85,11 @@ config CLK_RK3399
>   	default y
>   	help
>   	  Build the driver for RK3399 Clock Driver.
> +
> +config CLK_RK3568
> +	tristate "Rockchip RK3568 clock controller support"
> +	depends on (ARM64 || COMPILE_TEST)
> +	default y
> +	help
> +	  Build the driver for RK3568 Clock Driver.
>   endif
> diff --git a/drivers/clk/rockchip/Makefile b/drivers/clk/rockchip/Makefile
> index a99e4d9bbae1..2b78f1247372 100644
> --- a/drivers/clk/rockchip/Makefile
> +++ b/drivers/clk/rockchip/Makefile
> @@ -26,3 +26,4 @@ obj-$(CONFIG_CLK_RK3308)        += clk-rk3308.o
>   obj-$(CONFIG_CLK_RK3328)        += clk-rk3328.o
>   obj-$(CONFIG_CLK_RK3368)        += clk-rk3368.o
>   obj-$(CONFIG_CLK_RK3399)        += clk-rk3399.o
> +obj-$(CONFIG_CLK_RK3568)	+= clk-rk3568.o
> diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c
> new file mode 100644
> index 000000000000..60913aa91897
> --- /dev/null
> +++ b/drivers/clk/rockchip/clk-rk3568.c
> @@ -0,0 +1,1726 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Copyright (c) 2021 Rockchip Electronics Co. Ltd.
> + * Author: Elaine Zhang <zhangqing@rock-chips.com>
> + */
> +
> +#include <linux/clk-provider.h>
> +#include <linux/module.h>
> +#include <linux/of.h>
> +#include <linux/of_device.h>
> +#include <linux/of_address.h>
> +#include <linux/syscore_ops.h>
> +#include <dt-bindings/clock/rk3568-cru.h>
> +#include "clk.h"
> +
> +#define RK3568_GRF_SOC_STATUS0	0x580
> +
> +enum rk3568_pmu_plls {
> +	ppll, hpll,
> +};
> +
> +enum rk3568_plls {
> +	apll, dpll, gpll, cpll, npll, vpll,
> +};
> +
> +static struct rockchip_pll_rate_table rk3568_pll_rates[] = {
> +	/* _mhz, _refdiv, _fbdiv, _postdiv1, _postdiv2, _dsmpd, _frac */
> +	RK3036_PLL_RATE(2208000000, 1, 92, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(2184000000, 1, 91, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(2160000000, 1, 90, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(2088000000, 1, 87, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(2064000000, 1, 86, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(2040000000, 1, 85, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(2016000000, 1, 84, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(1992000000, 1, 83, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(1920000000, 1, 80, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(1896000000, 1, 79, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(1800000000, 1, 75, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(1704000000, 1, 71, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(1608000000, 1, 67, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(1600000000, 3, 200, 1, 1, 1, 0),
> +	RK3036_PLL_RATE(1584000000, 1, 132, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1560000000, 1, 130, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1536000000, 1, 128, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1512000000, 1, 126, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1488000000, 1, 124, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1464000000, 1, 122, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1440000000, 1, 120, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1416000000, 1, 118, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1400000000, 3, 350, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1392000000, 1, 116, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1368000000, 1, 114, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1344000000, 1, 112, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1320000000, 1, 110, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1296000000, 1, 108, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1272000000, 1, 106, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1248000000, 1, 104, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1200000000, 1, 100, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1188000000, 1, 99, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1104000000, 1, 92, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1100000000, 3, 275, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1008000000, 1, 84, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(1000000000, 3, 250, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(912000000, 1, 76, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(816000000, 1, 68, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(800000000, 3, 200, 2, 1, 1, 0),
> +	RK3036_PLL_RATE(700000000, 3, 350, 4, 1, 1, 0),
> +	RK3036_PLL_RATE(696000000, 1, 116, 4, 1, 1, 0),
> +	RK3036_PLL_RATE(600000000, 1, 100, 4, 1, 1, 0),
> +	RK3036_PLL_RATE(594000000, 1, 99, 4, 1, 1, 0),
> +	RK3036_PLL_RATE(500000000, 1, 125, 6, 1, 1, 0),
> +	RK3036_PLL_RATE(408000000, 1, 68, 2, 2, 1, 0),
> +	RK3036_PLL_RATE(312000000, 1, 78, 6, 1, 1, 0),
> +	RK3036_PLL_RATE(216000000, 1, 72, 4, 2, 1, 0),
> +	RK3036_PLL_RATE(200000000, 1, 100, 3, 4, 1, 0),
> +	RK3036_PLL_RATE(148500000, 1, 99, 4, 4, 1, 0),
> +	RK3036_PLL_RATE(100000000, 1, 150, 6, 6, 1, 0),
> +	RK3036_PLL_RATE(96000000, 1, 96, 6, 4, 1, 0),
> +	RK3036_PLL_RATE(74250000, 2, 99, 4, 4, 1, 0),
> +	{ /* sentinel */ },
> +};
> +
> +#define RK3568_DIV_ATCLK_CORE_MASK	0x1f
> +#define RK3568_DIV_ATCLK_CORE_SHIFT	0
> +#define RK3568_DIV_GICCLK_CORE_MASK	0x1f
> +#define RK3568_DIV_GICCLK_CORE_SHIFT	8
> +#define RK3568_DIV_PCLK_CORE_MASK	0x1f
> +#define RK3568_DIV_PCLK_CORE_SHIFT	0
> +#define RK3568_DIV_PERIPHCLK_CORE_MASK	0x1f
> +#define RK3568_DIV_PERIPHCLK_CORE_SHIFT	8
> +#define RK3568_DIV_ACLK_CORE_MASK	0x1f
> +#define RK3568_DIV_ACLK_CORE_SHIFT	8
> +
> +#define RK3568_DIV_SCLK_CORE_MASK	0xf
> +#define RK3568_DIV_SCLK_CORE_SHIFT	0
> +#define RK3568_MUX_SCLK_CORE_MASK	0x3
> +#define RK3568_MUX_SCLK_CORE_SHIFT	8
> +#define RK3568_MUX_SCLK_CORE_NPLL_MASK	0x1
> +#define RK3568_MUX_SCLK_CORE_NPLL_SHIFT	15
> +#define RK3568_MUX_CLK_CORE_APLL_MASK	0x1
> +#define RK3568_MUX_CLK_CORE_APLL_SHIFT	7
> +#define RK3568_MUX_CLK_PVTPLL_MASK	0x1
> +#define RK3568_MUX_CLK_PVTPLL_SHIFT	15
> +
> +#define RK3568_CLKSEL1(_sclk_core)					\
> +{								\
> +	.reg = RK3568_CLKSEL_CON(2),				\
> +	.val = HIWORD_UPDATE(_sclk_core, RK3568_MUX_SCLK_CORE_NPLL_MASK, \
> +			RK3568_MUX_SCLK_CORE_NPLL_SHIFT) |		\
> +	       HIWORD_UPDATE(_sclk_core, RK3568_MUX_SCLK_CORE_MASK, \
> +			RK3568_MUX_SCLK_CORE_SHIFT) |		\
> +		HIWORD_UPDATE(1, RK3568_DIV_SCLK_CORE_MASK, \
> +			RK3568_DIV_SCLK_CORE_SHIFT),		\
> +}
> +
> +#define RK3568_CLKSEL2(_aclk_core)					\
> +{								\
> +	.reg = RK3568_CLKSEL_CON(5),				\
> +	.val = HIWORD_UPDATE(_aclk_core, RK3568_DIV_ACLK_CORE_MASK, \
> +			RK3568_DIV_ACLK_CORE_SHIFT),		\
> +}
> +
> +#define RK3568_CLKSEL3(_atclk_core, _gic_core)	\
> +{								\
> +	.reg = RK3568_CLKSEL_CON(3),				\
> +	.val = HIWORD_UPDATE(_atclk_core, RK3568_DIV_ATCLK_CORE_MASK, \
> +			RK3568_DIV_ATCLK_CORE_SHIFT) |		\
> +	       HIWORD_UPDATE(_gic_core, RK3568_DIV_GICCLK_CORE_MASK, \
> +			RK3568_DIV_GICCLK_CORE_SHIFT),		\
> +}
> +
> +#define RK3568_CLKSEL4(_pclk_core, _periph_core)	\
> +{								\
> +	.reg = RK3568_CLKSEL_CON(4),				\
> +	.val = HIWORD_UPDATE(_pclk_core, RK3568_DIV_PCLK_CORE_MASK, \
> +			RK3568_DIV_PCLK_CORE_SHIFT) |		\
> +	       HIWORD_UPDATE(_periph_core, RK3568_DIV_PERIPHCLK_CORE_MASK, \
> +			RK3568_DIV_PERIPHCLK_CORE_SHIFT),		\
> +}
> +
> +#define RK3568_CPUCLK_RATE(_prate, _sclk, _acore, _atcore, _gicclk, _pclk, _periph) \
> +{								\
> +	.prate = _prate##U,					\
> +	.divs = {						\
> +		RK3568_CLKSEL1(_sclk),				\
> +		RK3568_CLKSEL2(_acore),				\
> +		RK3568_CLKSEL3(_atcore, _gicclk),		\
> +		RK3568_CLKSEL4(_pclk, _periph),			\
> +	},							\
> +}
> +
> +static struct rockchip_cpuclk_rate_table rk3568_cpuclk_rates[] __initdata = {
> +	RK3568_CPUCLK_RATE(1800000000, 0, 1, 7, 7, 7, 7),
> +	RK3568_CPUCLK_RATE(1704000000, 0, 1, 7, 7, 7, 7),
> +	RK3568_CPUCLK_RATE(1608000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1584000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1560000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1536000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1512000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1488000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1464000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1440000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1416000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1392000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1368000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1344000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1320000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1296000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1272000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1248000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1224000000, 0, 1, 5, 5, 5, 5),
> +	RK3568_CPUCLK_RATE(1200000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(1104000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(1008000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(912000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(816000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(696000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(600000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(408000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(312000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(216000000, 0, 1, 3, 3, 3, 3),
> +	RK3568_CPUCLK_RATE(96000000, 0, 1, 3, 3, 3, 3),
> +};
> +
> +static const struct rockchip_cpuclk_reg_data rk3568_cpuclk_data = {
> +	.core_reg[0] = RK3568_CLKSEL_CON(0),
> +	.div_core_shift[0] = 0,
> +	.div_core_mask[0] = 0x1f,
> +	.core_reg[1] = RK3568_CLKSEL_CON(0),
> +	.div_core_shift[1] = 8,
> +	.div_core_mask[1] = 0x1f,
> +	.core_reg[2] = RK3568_CLKSEL_CON(1),
> +	.div_core_shift[2] = 0,
> +	.div_core_mask[2] = 0x1f,
> +	.core_reg[3] = RK3568_CLKSEL_CON(1),
> +	.div_core_shift[3] = 8,
> +	.div_core_mask[3] = 0x1f,
> +	.num_cores = 4,
> +	.mux_core_alt = 1,
> +	.mux_core_main = 0,
> +	.mux_core_shift = 6,
> +	.mux_core_mask = 0x1,
> +};
> +
> +PNAME(mux_pll_p)			= { "xin24m" };
> +PNAME(mux_usb480m_p)			= { "xin24m", "usb480m_phy", "clk_rtc_32k" };
> +PNAME(mux_armclk_p)			= { "apll", "gpll" };
> +PNAME(clk_i2s0_8ch_tx_p)		= { "clk_i2s0_8ch_tx_src", "clk_i2s0_8ch_tx_frac", "i2s0_mclkin", "xin_osc0_half" };
> +PNAME(clk_i2s0_8ch_rx_p)		= { "clk_i2s0_8ch_rx_src", "clk_i2s0_8ch_rx_frac", "i2s0_mclkin", "xin_osc0_half" };
> +PNAME(clk_i2s1_8ch_tx_p)		= { "clk_i2s1_8ch_tx_src", "clk_i2s1_8ch_tx_frac", "i2s1_mclkin", "xin_osc0_half" };
> +PNAME(clk_i2s1_8ch_rx_p)		= { "clk_i2s1_8ch_rx_src", "clk_i2s1_8ch_rx_frac", "i2s1_mclkin", "xin_osc0_half" };
> +PNAME(clk_i2s2_2ch_p)			= { "clk_i2s2_2ch_src", "clk_i2s2_2ch_frac", "i2s2_mclkin", "xin_osc0_half "};
> +PNAME(clk_i2s3_2ch_tx_p)		= { "clk_i2s3_2ch_tx_src", "clk_i2s3_2ch_tx_frac", "i2s3_mclkin", "xin_osc0_half" };
> +PNAME(clk_i2s3_2ch_rx_p)		= { "clk_i2s3_2ch_rx_src", "clk_i2s3_2ch_rx_frac", "i2s3_mclkin", "xin_osc0_half" };
> +PNAME(mclk_spdif_8ch_p)			= { "mclk_spdif_8ch_src", "mclk_spdif_8ch_frac" };
> +PNAME(sclk_audpwm_p)			= { "sclk_audpwm_src", "sclk_audpwm_frac" };
> +PNAME(sclk_uart1_p)			= { "clk_uart1_src", "clk_uart1_frac", "xin24m" };
> +PNAME(sclk_uart2_p)			= { "clk_uart2_src", "clk_uart2_frac", "xin24m" };
> +PNAME(sclk_uart3_p)			= { "clk_uart3_src", "clk_uart3_frac", "xin24m" };
> +PNAME(sclk_uart4_p)			= { "clk_uart4_src", "clk_uart4_frac", "xin24m" };
> +PNAME(sclk_uart5_p)			= { "clk_uart5_src", "clk_uart5_frac", "xin24m" };
> +PNAME(sclk_uart6_p)			= { "clk_uart6_src", "clk_uart6_frac", "xin24m" };
> +PNAME(sclk_uart7_p)			= { "clk_uart7_src", "clk_uart7_frac", "xin24m" };
> +PNAME(sclk_uart8_p)			= { "clk_uart8_src", "clk_uart8_frac", "xin24m" };
> +PNAME(sclk_uart9_p)			= { "clk_uart9_src", "clk_uart9_frac", "xin24m" };
> +PNAME(sclk_uart0_p)			= { "sclk_uart0_div", "sclk_uart0_frac", "xin24m" };
> +PNAME(clk_rtc32k_pmu_p)			= { "clk_32k_pvtm", "xin32k", "clk_rtc32k_frac" };
> +PNAME(mpll_gpll_cpll_npll_p)		= { "mpll", "gpll", "cpll", "npll" };
> +PNAME(gpll_cpll_npll_p)			= { "gpll", "cpll", "npll" };
> +PNAME(npll_gpll_p)			= { "npll", "gpll" };
> +PNAME(cpll_gpll_p)			= { "cpll", "gpll" };
> +PNAME(gpll_cpll_p)			= { "gpll", "cpll" };
> +PNAME(gpll_cpll_npll_vpll_p)		= { "gpll", "cpll", "npll", "vpll" };
> +PNAME(apll_gpll_npll_p)			= { "apll", "gpll", "npll" };
> +PNAME(sclk_core_pre_p)			= { "sclk_core_src", "npll" };
> +PNAME(gpll150_gpll100_gpll75_xin24m_p)	= { "gpll_150m", "gpll_100m", "gpll_75m", "xin24m" };
> +PNAME(clk_gpu_pre_mux_p)		= { "clk_gpu_src", "gpu_pvtpll_out" };
> +PNAME(clk_npu_pre_ndft_p)		= { "clk_npu_src", "dummy"};
> +PNAME(clk_npu_p)			= { "clk_npu_pre_ndft", "npu_pvtpll_out" };
> +PNAME(dpll_gpll_cpll_p)			= { "dpll", "gpll", "cpll" };
> +PNAME(clk_ddr1x_p)			= { "clk_ddrphy1x_src", "dpll" };
> +PNAME(gpll200_gpll150_gpll100_xin24m_p)	= { "gpll_200m", "gpll_150m", "gpll_100m", "xin24m" };
> +PNAME(gpll100_gpll75_gpll50_p)		= { "gpll_100m", "gpll_75m", "cpll_50m" };
> +PNAME(i2s0_mclkout_tx_p)		= { "clk_i2s0_8ch_tx", "xin_osc0_half" };
> +PNAME(i2s0_mclkout_rx_p)		= { "clk_i2s0_8ch_rx", "xin_osc0_half" };
> +PNAME(i2s1_mclkout_tx_p)		= { "clk_i2s1_8ch_tx", "xin_osc0_half" };
> +PNAME(i2s1_mclkout_rx_p)		= { "clk_i2s1_8ch_rx", "xin_osc0_half" };
> +PNAME(i2s2_mclkout_p)			= { "clk_i2s2_2ch", "xin_osc0_half" };
> +PNAME(i2s3_mclkout_tx_p)		= { "clk_i2s3_2ch_tx", "xin_osc0_half" };
> +PNAME(i2s3_mclkout_rx_p)		= { "clk_i2s3_2ch_rx", "xin_osc0_half" };
> +PNAME(mclk_pdm_p)			= { "gpll_300m", "cpll_250m", "gpll_200m", "gpll_100m" };
> +PNAME(clk_i2c_p)			= { "gpll_200m", "gpll_100m", "xin24m", "cpll_100m" };
> +PNAME(gpll200_gpll150_gpll100_p)	= { "gpll_200m", "gpll_150m", "gpll_100m" };
> +PNAME(gpll300_gpll200_gpll100_p)	= { "gpll_300m", "gpll_200m", "gpll_100m" };
> +PNAME(clk_nandc_p)			= { "gpll_200m", "gpll_150m", "cpll_100m", "xin24m" };
> +PNAME(sclk_sfc_p)			= { "xin24m", "cpll_50m", "gpll_75m", "gpll_100m", "cpll_125m", "gpll_150m" };
> +PNAME(gpll200_gpll150_cpll125_p)	= { "gpll_200m", "gpll_150m", "cpll_125m" };
> +PNAME(cclk_emmc_p)			= { "xin24m", "gpll_200m", "gpll_150m", "cpll_100m", "cpll_50m", "clk_osc0_div_375k" };
> +PNAME(aclk_pipe_p)			= { "gpll_400m", "gpll_300m", "gpll_200m", "xin24m" };
> +PNAME(gpll200_cpll125_p)		= { "gpll_200m", "cpll_125m" };
> +PNAME(gpll300_gpll200_gpll100_xin24m_p)	= { "gpll_300m", "gpll_200m", "gpll_100m", "xin24m" };
> +PNAME(clk_sdmmc_p)			= { "xin24m", "gpll_400m", "gpll_300m", "cpll_100m", "cpll_50m", "clk_osc0_div_750k" };
> +PNAME(cpll125_cpll50_cpll25_xin24m_p)	= { "cpll_125m", "cpll_50m", "cpll_25m", "xin24m" };
> +PNAME(clk_gmac_ptp_p)			= { "cpll_62p5", "gpll_100m", "cpll_50m", "xin24m" };
> +PNAME(cpll333_gpll300_gpll200_p)	= { "cpll_333m", "gpll_300m", "gpll_200m" };
> +PNAME(cpll_gpll_hpll_p)			= { "cpll", "gpll", "hpll" };
> +PNAME(gpll_usb480m_xin24m_p)		= { "gpll", "usb480m", "xin24m", "xin24m" };
> +PNAME(gpll300_cpll250_gpll100_xin24m_p)	= { "gpll_300m", "cpll_250m", "gpll_100m", "xin24m" };
> +PNAME(cpll_gpll_hpll_vpll_p)		= { "cpll", "gpll", "hpll", "vpll" };
> +PNAME(hpll_vpll_gpll_cpll_p)		= { "hpll", "vpll", "gpll", "cpll" };
> +PNAME(gpll400_cpll333_gpll200_p)	= { "gpll_400m", "cpll_333m", "gpll_200m" };
> +PNAME(gpll100_gpll75_cpll50_xin24m_p)	= { "gpll_100m", "gpll_75m", "cpll_50m", "xin24m" };
> +PNAME(xin24m_gpll100_cpll100_p)		= { "xin24m", "gpll_100m", "cpll_100m" };
> +PNAME(gpll_cpll_usb480m_p)		= { "gpll", "cpll", "usb480m" };
> +PNAME(gpll100_xin24m_cpll100_p)		= { "gpll_100m", "xin24m", "cpll_100m" };
> +PNAME(gpll200_xin24m_cpll100_p)		= { "gpll_200m", "xin24m", "cpll_100m" };
> +PNAME(xin24m_32k_p)			= { "xin24m", "clk_rtc_32k" };
> +PNAME(cpll500_gpll400_gpll300_xin24m_p)	= { "cpll_500m", "gpll_400m", "gpll_300m", "xin24m" };
> +PNAME(gpll400_gpll300_gpll200_xin24m_p)	= { "gpll_400m", "gpll_300m", "gpll_200m", "xin24m" };
> +PNAME(xin24m_cpll100_p)			= { "xin24m", "cpll_100m" };
> +PNAME(ppll_usb480m_cpll_gpll_p)		= { "ppll", "usb480m", "cpll", "gpll"};
> +PNAME(clk_usbphy0_ref_p)		= { "clk_ref24m", "xin_osc0_usbphy0_g" };
> +PNAME(clk_usbphy1_ref_p)		= { "clk_ref24m", "xin_osc0_usbphy1_g" };
> +PNAME(clk_mipidsiphy0_ref_p)		= { "clk_ref24m", "xin_osc0_mipidsiphy0_g" };
> +PNAME(clk_mipidsiphy1_ref_p)		= { "clk_ref24m", "xin_osc0_mipidsiphy1_g" };
> +PNAME(clk_wifi_p)			= { "clk_wifi_osc0", "clk_wifi_div" };
> +PNAME(clk_pciephy0_ref_p)		= { "clk_pciephy0_osc0", "clk_pciephy0_div" };
> +PNAME(clk_pciephy1_ref_p)		= { "clk_pciephy1_osc0", "clk_pciephy1_div" };
> +PNAME(clk_pciephy2_ref_p)		= { "clk_pciephy2_osc0", "clk_pciephy2_div" };
> +PNAME(mux_gmac0_p)			= { "clk_mac0_2top", "gmac0_clkin" };
> +PNAME(mux_gmac0_rgmii_speed_p)		= { "clk_gmac0", "clk_gmac0", "clk_gmac0_tx_div50", "clk_gmac0_tx_div5" };
> +PNAME(mux_gmac0_rmii_speed_p)		= { "clk_gmac0_rx_div20", "clk_gmac0_rx_div2" };
> +PNAME(mux_gmac0_rx_tx_p)		= { "clk_gmac0_rgmii_speed", "clk_gmac0_rmii_speed", "clk_gmac0_xpcs_mii" };
> +PNAME(mux_gmac1_p)			= { "clk_mac1_2top", "gmac1_clkin" };
> +PNAME(mux_gmac1_rgmii_speed_p)		= { "clk_gmac1", "clk_gmac1", "clk_gmac1_tx_div50", "clk_gmac1_tx_div5" };
> +PNAME(mux_gmac1_rmii_speed_p)		= { "clk_gmac1_rx_div20", "clk_gmac1_rx_div2" };
> +PNAME(mux_gmac1_rx_tx_p)		= { "clk_gmac1_rgmii_speed", "clk_gmac1_rmii_speed", "clk_gmac1_xpcs_mii" };
> +PNAME(clk_hdmi_ref_p)			= { "hpll", "hpll_ph0" };
> +PNAME(clk_pdpmu_p)			= { "ppll", "gpll" };
> +PNAME(clk_mac_2top_p)			= { "cpll_125m", "cpll_50m", "cpll_25m", "ppll" };
> +PNAME(clk_pwm0_p)			= { "xin24m", "clk_pdpmu" };
> +PNAME(aclk_rkvdec_pre_p)		= { "gpll", "cpll" };
> +PNAME(clk_rkvdec_core_p)		= { "gpll", "cpll", "dummy_npll", "dummy_vpll" };
> +
> +static struct rockchip_pll_clock rk3568_pmu_pll_clks[] __initdata = {
> +	[ppll] = PLL(pll_rk3328, PLL_PPLL, "ppll",  mux_pll_p,
> +		     0, RK3568_PMU_PLL_CON(0),
> +		     RK3568_PMU_MODE_CON0, 0, 4, 0, rk3568_pll_rates),
> +	[hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll",  mux_pll_p,
> +		     0, RK3568_PMU_PLL_CON(16),
> +		     RK3568_PMU_MODE_CON0, 2, 7, 0, rk3568_pll_rates),
> +};
> +
> +static struct rockchip_pll_clock rk3568_pll_clks[] __initdata = {
> +	[apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
> +		     0, RK3568_PLL_CON(0),
> +		     RK3568_MODE_CON0, 0, 0, 0, rk3568_pll_rates),
> +	[dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
> +		     0, RK3568_PLL_CON(8),
> +		     RK3568_MODE_CON0, 2, 1, 0, NULL),
> +	[cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
> +		     0, RK3568_PLL_CON(24),
> +		     RK3568_MODE_CON0, 4, 2, 0, rk3568_pll_rates),
> +	[gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
> +		     0, RK3568_PLL_CON(16),
> +		     RK3568_MODE_CON0, 6, 3, 0, rk3568_pll_rates),
> +	[npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
> +		     0, RK3568_PLL_CON(32),
> +		     RK3568_MODE_CON0, 10, 5, 0, rk3568_pll_rates),
> +	[vpll] = PLL(pll_rk3328, PLL_VPLL, "vpll", mux_pll_p,
> +		     0, RK3568_PLL_CON(40),
> +		     RK3568_MODE_CON0, 12, 6, 0, rk3568_pll_rates),
> +};
> +
> +#define MFLAGS CLK_MUX_HIWORD_MASK
> +#define DFLAGS CLK_DIVIDER_HIWORD_MASK
> +#define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)
> +
> +static struct rockchip_clk_branch rk3568_i2s0_8ch_tx_fracmux __initdata =
> +	MUX(CLK_I2S0_8CH_TX, "clk_i2s0_8ch_tx", clk_i2s0_8ch_tx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(11), 10, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_i2s0_8ch_rx_fracmux __initdata =
> +	MUX(CLK_I2S0_8CH_RX, "clk_i2s0_8ch_rx", clk_i2s0_8ch_rx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(13), 10, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_i2s1_8ch_tx_fracmux __initdata =
> +	MUX(CLK_I2S1_8CH_TX, "clk_i2s1_8ch_tx", clk_i2s1_8ch_tx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(15), 10, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_i2s1_8ch_rx_fracmux __initdata =
> +	MUX(CLK_I2S1_8CH_RX, "clk_i2s1_8ch_rx", clk_i2s1_8ch_rx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(17), 10, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_i2s2_2ch_fracmux __initdata =
> +	MUX(CLK_I2S2_2CH, "clk_i2s2_2ch", clk_i2s2_2ch_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(19), 10, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_i2s3_2ch_tx_fracmux __initdata =
> +	MUX(CLK_I2S3_2CH_TX, "clk_i2s3_2ch_tx", clk_i2s3_2ch_tx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(21), 10, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_i2s3_2ch_rx_fracmux __initdata =
> +	MUX(CLK_I2S3_2CH_RX, "clk_i2s3_2ch_rx", clk_i2s3_2ch_rx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(83), 10, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_spdif_8ch_fracmux __initdata =
> +	MUX(MCLK_SPDIF_8CH, "mclk_spdif_8ch", mclk_spdif_8ch_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(23), 15, 1, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_audpwm_fracmux __initdata =
> +	MUX(SCLK_AUDPWM, "sclk_audpwm", sclk_audpwm_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(25), 15, 1, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart1_fracmux __initdata =
> +	MUX(0, "sclk_uart1_mux", sclk_uart1_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(52), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart2_fracmux __initdata =
> +	MUX(0, "sclk_uart2_mux", sclk_uart2_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(54), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart3_fracmux __initdata =
> +	MUX(0, "sclk_uart3_mux", sclk_uart3_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(56), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart4_fracmux __initdata =
> +	MUX(0, "sclk_uart4_mux", sclk_uart4_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(58), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart5_fracmux __initdata =
> +	MUX(0, "sclk_uart5_mux", sclk_uart5_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(60), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart6_fracmux __initdata =
> +	MUX(0, "sclk_uart6_mux", sclk_uart6_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(62), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart7_fracmux __initdata =
> +	MUX(0, "sclk_uart7_mux", sclk_uart7_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(64), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart8_fracmux __initdata =
> +	MUX(0, "sclk_uart8_mux", sclk_uart8_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(66), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart9_fracmux __initdata =
> +	MUX(0, "sclk_uart9_mux", sclk_uart9_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(68), 12, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_uart0_fracmux __initdata =
> +	MUX(0, "sclk_uart0_mux", sclk_uart0_p, CLK_SET_RATE_PARENT,
> +			RK3568_PMU_CLKSEL_CON(4), 10, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_rtc32k_pmu_fracmux __initdata =
> +	MUX(CLK_RTC_32K, "clk_rtc_32k", clk_rtc32k_pmu_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
> +			RK3568_PMU_CLKSEL_CON(0), 6, 2, MFLAGS);
> +
> +static struct rockchip_clk_branch rk3568_clk_branches[] __initdata = {
> +	/*
> +	 * Clock-Architecture Diagram 1
> +	 */
> +	 /* SRC_CLK */
> +	COMPOSITE_NOMUX(0, "gpll_400m", "gpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(75), 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 0, GFLAGS),
> +	COMPOSITE_NOMUX(0, "gpll_300m", "gpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(75), 8, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 1, GFLAGS),
> +	COMPOSITE_NOMUX(0, "gpll_200m", "gpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(76), 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 2, GFLAGS),
> +	COMPOSITE_NOMUX(0, "gpll_150m", "gpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(76), 8, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 3, GFLAGS),
> +	COMPOSITE_NOMUX(0, "gpll_100m", "gpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(77), 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 4, GFLAGS),
> +	COMPOSITE_NOMUX(0, "gpll_75m", "gpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(77), 8, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 5, GFLAGS),
> +	COMPOSITE_NOMUX(0, "gpll_20m", "gpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(78), 0, 6, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 6, GFLAGS),
> +	COMPOSITE_NOMUX(CPLL_500M, "cpll_500m", "cpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(78), 8, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 7, GFLAGS),
> +	COMPOSITE_NOMUX(CPLL_333M, "cpll_333m", "cpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(79), 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 8, GFLAGS),
> +	COMPOSITE_NOMUX(CPLL_250M, "cpll_250m", "cpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(79), 8, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 9, GFLAGS),
> +	COMPOSITE_NOMUX(CPLL_125M, "cpll_125m", "cpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(80), 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 10, GFLAGS),
> +	COMPOSITE_NOMUX(CPLL_62P5M, "cpll_62p5", "cpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(80), 8, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 11, GFLAGS),
> +	COMPOSITE_NOMUX(CPLL_50M, "cpll_50m", "cpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(81), 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 12, GFLAGS),
> +	COMPOSITE_NOMUX(CPLL_25M, "cpll_25m", "cpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(81), 8, 6, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 13, GFLAGS),
> +	COMPOSITE_NOMUX(CPLL_100M, "cpll_100m", "cpll", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(82), 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 14, GFLAGS),
> +	COMPOSITE_NOMUX(0, "clk_osc0_div_750k", "xin24m", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(82), 8, 6, DFLAGS,
> +			RK3568_CLKGATE_CON(35), 15, GFLAGS),
> +	FACTOR(0, "clk_osc0_div_375k", "clk_osc0_div_750k", 0, 1, 2),
> +	FACTOR(0, "xin_osc0_half", "xin24m", 0, 1, 2),
> +	MUX(USB480M, "usb480m", mux_usb480m_p, CLK_SET_RATE_PARENT,
> +			RK3568_MODE_CON0, 14, 2, MFLAGS),
> +
> +	/* PD_CORE */
> +	COMPOSITE(0, "sclk_core_src", apll_gpll_npll_p, CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(2), 8, 2, MFLAGS, 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(0), 5, GFLAGS),
> +	COMPOSITE_NODIV(0, "sclk_core", sclk_core_pre_p, CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(2), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(0), 7, GFLAGS),
> +
> +	COMPOSITE_NOMUX(0, "atclk_core", "armclk", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(3), 0, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(0), 8, GFLAGS),
> +	COMPOSITE_NOMUX(0, "gicclk_core", "armclk", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(3), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(0), 9, GFLAGS),
> +	COMPOSITE_NOMUX(0, "pclk_core_pre", "armclk", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(4), 0, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(0), 10, GFLAGS),
> +	COMPOSITE_NOMUX(0, "periphclk_core_pre", "armclk", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(4), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(0), 11, GFLAGS),
> +	COMPOSITE_NOMUX(0, "tsclk_core", "periphclk_core_pre", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(5), 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(0), 14, GFLAGS),
> +	COMPOSITE_NOMUX(0, "cntclk_core", "periphclk_core_pre", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(5), 4, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(0), 15, GFLAGS),
> +	COMPOSITE_NOMUX(0, "aclk_core", "sclk_core", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(5), 8, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(1), 0, GFLAGS),
> +
> +	COMPOSITE_NODIV(ACLK_CORE_NIU2BUS, "aclk_core_niu2bus", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(5), 14, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(1), 2, GFLAGS),
> +
> +	GATE(CLK_CORE_PVTM, "clk_core_pvtm", "xin24m", 0,
> +			RK3568_CLKGATE_CON(1), 10, GFLAGS),
> +	GATE(CLK_CORE_PVTM_CORE, "clk_core_pvtm_core", "armclk", 0,
> +			RK3568_CLKGATE_CON(1), 11, GFLAGS),
> +	GATE(CLK_CORE_PVTPLL, "clk_core_pvtpll", "armclk", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(1), 12, GFLAGS),
> +	GATE(PCLK_CORE_PVTM, "pclk_core_pvtm", "pclk_core_pre", 0,
> +			RK3568_CLKGATE_CON(1), 9, GFLAGS),
> +
> +	/* PD_GPU */
> +	COMPOSITE(CLK_GPU_SRC, "clk_gpu_src", mpll_gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(6), 6, 2, MFLAGS | CLK_MUX_READ_ONLY, 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
> +			RK3568_CLKGATE_CON(2), 0, GFLAGS),
> +	MUX(CLK_GPU_PRE_MUX, "clk_gpu_pre_mux", clk_gpu_pre_mux_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(6), 11, 1, MFLAGS | CLK_MUX_READ_ONLY),
> +	DIV(ACLK_GPU_PRE, "aclk_gpu_pre", "clk_gpu_pre_mux", 0,
> +			RK3568_CLKSEL_CON(6), 8, 2, DFLAGS),
> +	DIV(PCLK_GPU_PRE, "pclk_gpu_pre", "clk_gpu_pre_mux", 0,
> +			RK3568_CLKSEL_CON(6), 12, 4, DFLAGS),
> +	GATE(CLK_GPU, "clk_gpu", "clk_gpu_pre_mux", 0,
> +			RK3568_CLKGATE_CON(2), 3, GFLAGS),
> +
> +	GATE(PCLK_GPU_PVTM, "pclk_gpu_pvtm", "pclk_gpu_pre", 0,
> +			RK3568_CLKGATE_CON(2), 6, GFLAGS),
> +	GATE(CLK_GPU_PVTM, "clk_gpu_pvtm", "xin24m", 0,
> +			RK3568_CLKGATE_CON(2), 7, GFLAGS),
> +	GATE(CLK_GPU_PVTM_CORE, "clk_gpu_pvtm_core", "clk_gpu_src", 0,
> +			RK3568_CLKGATE_CON(2), 8, GFLAGS),
> +	GATE(CLK_GPU_PVTPLL, "clk_gpu_pvtpll", "clk_gpu_src", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(2), 9, GFLAGS),
> +
> +	/* PD_NPU */
> +	COMPOSITE(CLK_NPU_SRC, "clk_npu_src", npll_gpll_p, 0,
> +			RK3568_CLKSEL_CON(7), 6, 1, MFLAGS, 0, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(3), 0, GFLAGS),
> +	MUX(CLK_NPU_PRE_NDFT, "clk_npu_pre_ndft", clk_npu_pre_ndft_p, CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,
> +			RK3568_CLKSEL_CON(7), 8, 1, MFLAGS),
> +	MUX(CLK_NPU, "clk_npu", clk_npu_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(7), 15, 1, MFLAGS),
> +	COMPOSITE_NOMUX(HCLK_NPU_PRE, "hclk_npu_pre", "clk_npu", 0,
> +			RK3568_CLKSEL_CON(8), 0, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(3), 2, GFLAGS),
> +	COMPOSITE_NOMUX(PCLK_NPU_PRE, "pclk_npu_pre", "clk_npu", 0,
> +			RK3568_CLKSEL_CON(8), 4, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(3), 3, GFLAGS),
> +	GATE(ACLK_NPU_PRE, "aclk_npu_pre", "clk_npu", 0,
> +			RK3568_CLKGATE_CON(3), 4, GFLAGS),
> +	GATE(ACLK_NPU, "aclk_npu", "aclk_npu_pre", 0,
> +			RK3568_CLKGATE_CON(3), 7, GFLAGS),
> +	GATE(HCLK_NPU, "hclk_npu", "hclk_npu_pre", 0,
> +			RK3568_CLKGATE_CON(3), 8, GFLAGS),
> +
> +	GATE(PCLK_NPU_PVTM, "pclk_npu_pvtm", "pclk_npu_pre", 0,
> +			RK3568_CLKGATE_CON(3), 9, GFLAGS),
> +	GATE(CLK_NPU_PVTM, "clk_npu_pvtm", "xin24m", 0,
> +			RK3568_CLKGATE_CON(3), 10, GFLAGS),
> +	GATE(CLK_NPU_PVTM_CORE, "clk_npu_pvtm_core", "clk_npu_pre_ndft", 0,
> +			RK3568_CLKGATE_CON(3), 11, GFLAGS),
> +	GATE(CLK_NPU_PVTPLL, "clk_npu_pvtpll", "clk_npu_pre_ndft", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(3), 12, GFLAGS),
> +
> +	/* PD_DDR */
> +	COMPOSITE(CLK_DDRPHY1X_SRC, "clk_ddrphy1x_src", dpll_gpll_cpll_p, CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(9), 6, 2, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(4), 0, GFLAGS),
> +	MUXGRF(CLK_DDR1X, "clk_ddr1x", clk_ddr1x_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(9), 15, 1, MFLAGS),
> +
> +	COMPOSITE_NOMUX(CLK_MSCH, "clk_msch", "clk_ddr1x", CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(10), 0, 2, DFLAGS,
> +			RK3568_CLKGATE_CON(4), 2, GFLAGS),
> +	GATE(CLK24_DDRMON, "clk24_ddrmon", "xin24m", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(4), 15, GFLAGS),
> +
> +	/* PD_GIC_AUDIO */
> +	COMPOSITE_NODIV(ACLK_GIC_AUDIO, "aclk_gic_audio", gpll200_gpll150_gpll100_xin24m_p, CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(10), 8, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(5), 0, GFLAGS),
> +	COMPOSITE_NODIV(HCLK_GIC_AUDIO, "hclk_gic_audio", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(10), 10, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(5), 1, GFLAGS),
> +	GATE(HCLK_SDMMC_BUFFER, "hclk_sdmmc_buffer", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(5), 8, GFLAGS),
> +	COMPOSITE_NODIV(DCLK_SDMMC_BUFFER, "dclk_sdmmc_buffer", gpll100_gpll75_gpll50_p, 0,
> +			RK3568_CLKSEL_CON(10), 12, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(5), 9, GFLAGS),
> +	GATE(ACLK_GIC600, "aclk_gic600", "aclk_gic_audio", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(5), 4, GFLAGS),
> +	GATE(ACLK_SPINLOCK, "aclk_spinlock", "aclk_gic_audio", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(5), 7, GFLAGS),
> +	GATE(HCLK_I2S0_8CH, "hclk_i2s0_8ch", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(5), 10, GFLAGS),
> +	GATE(HCLK_I2S1_8CH, "hclk_i2s1_8ch", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(5), 11, GFLAGS),
> +	GATE(HCLK_I2S2_2CH, "hclk_i2s2_2ch", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(5), 12, GFLAGS),
> +	GATE(HCLK_I2S3_2CH, "hclk_i2s3_2ch", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(5), 13, GFLAGS),
> +
> +	COMPOSITE(CLK_I2S0_8CH_TX_SRC, "clk_i2s0_8ch_tx_src", gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(11), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(6), 0, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_I2S0_8CH_TX_FRAC, "clk_i2s0_8ch_tx_frac", "clk_i2s0_8ch_tx_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(12), 0,
> +			RK3568_CLKGATE_CON(6), 1, GFLAGS,
> +			&rk3568_i2s0_8ch_tx_fracmux),
> +	GATE(MCLK_I2S0_8CH_TX, "mclk_i2s0_8ch_tx", "clk_i2s0_8ch_tx", 0,
> +			RK3568_CLKGATE_CON(6), 2, GFLAGS),
> +	COMPOSITE_NODIV(I2S0_MCLKOUT_TX, "i2s0_mclkout_tx", i2s0_mclkout_tx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(11), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(6), 3, GFLAGS),
> +
> +	COMPOSITE(CLK_I2S0_8CH_RX_SRC, "clk_i2s0_8ch_rx_src", gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(13), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(6), 4, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_I2S0_8CH_RX_FRAC, "clk_i2s0_8ch_rx_frac", "clk_i2s0_8ch_rx_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(14), 0,
> +			RK3568_CLKGATE_CON(6), 5, GFLAGS,
> +			&rk3568_i2s0_8ch_rx_fracmux),
> +	GATE(MCLK_I2S0_8CH_RX, "mclk_i2s0_8ch_rx", "clk_i2s0_8ch_rx", 0,
> +			RK3568_CLKGATE_CON(6), 6, GFLAGS),
> +	COMPOSITE_NODIV(I2S0_MCLKOUT_RX, "i2s0_mclkout_rx", i2s0_mclkout_rx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(13), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(6), 7, GFLAGS),
> +
> +	COMPOSITE(CLK_I2S1_8CH_TX_SRC, "clk_i2s1_8ch_tx_src", gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(15), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(6), 8, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_I2S1_8CH_TX_FRAC, "clk_i2s1_8ch_tx_frac", "clk_i2s1_8ch_tx_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(16), 0,
> +			RK3568_CLKGATE_CON(6), 9, GFLAGS,
> +			&rk3568_i2s1_8ch_tx_fracmux),
> +	GATE(MCLK_I2S1_8CH_TX, "mclk_i2s1_8ch_tx", "clk_i2s1_8ch_tx", 0,
> +			RK3568_CLKGATE_CON(6), 10, GFLAGS),
> +	COMPOSITE_NODIV(I2S1_MCLKOUT_TX, "i2s1_mclkout_tx", i2s1_mclkout_tx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(15), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(6), 11, GFLAGS),
> +
> +	COMPOSITE(CLK_I2S1_8CH_RX_SRC, "clk_i2s1_8ch_rx_src", gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(17), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(6), 12, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_I2S1_8CH_RX_FRAC, "clk_i2s1_8ch_rx_frac", "clk_i2s1_8ch_rx_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(18), 0,
> +			RK3568_CLKGATE_CON(6), 13, GFLAGS,
> +			&rk3568_i2s1_8ch_rx_fracmux),
> +	GATE(MCLK_I2S1_8CH_RX, "mclk_i2s1_8ch_rx", "clk_i2s1_8ch_rx", 0,
> +			RK3568_CLKGATE_CON(6), 14, GFLAGS),
> +	COMPOSITE_NODIV(I2S1_MCLKOUT_RX, "i2s1_mclkout_rx", i2s1_mclkout_rx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(17), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(6), 15, GFLAGS),
> +
> +	COMPOSITE(CLK_I2S2_2CH_SRC, "clk_i2s2_2ch_src", gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(19), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(7), 0, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_I2S2_2CH_FRAC, "clk_i2s2_2ch_frac", "clk_i2s2_2ch_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(20), 0,
> +			RK3568_CLKGATE_CON(7), 1, GFLAGS,
> +			&rk3568_i2s2_2ch_fracmux),
> +	GATE(MCLK_I2S2_2CH, "mclk_i2s2_2ch", "clk_i2s2_2ch", 0,
> +			RK3568_CLKGATE_CON(7), 2, GFLAGS),
> +	COMPOSITE_NODIV(I2S2_MCLKOUT, "i2s2_mclkout", i2s2_mclkout_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(19), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(7), 3, GFLAGS),
> +
> +	COMPOSITE(CLK_I2S3_2CH_TX_SRC, "clk_i2s3_2ch_tx_src", gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(21), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(7), 4, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_I2S3_2CH_TX_FRAC, "clk_i2s3_2ch_tx_frac", "clk_i2s3_2ch_tx_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(22), 0,
> +			RK3568_CLKGATE_CON(7), 5, GFLAGS,
> +			&rk3568_i2s3_2ch_tx_fracmux),
> +	GATE(MCLK_I2S3_2CH_TX, "mclk_i2s3_2ch_tx", "clk_i2s3_2ch_tx", 0,
> +			RK3568_CLKGATE_CON(7), 6, GFLAGS),
> +	COMPOSITE_NODIV(I2S3_MCLKOUT_TX, "i2s3_mclkout_tx", i2s3_mclkout_tx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(21), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(7), 7, GFLAGS),
> +
> +	COMPOSITE(CLK_I2S3_2CH_RX_SRC, "clk_i2s3_2ch_rx_src", gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(83), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(7), 8, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_I2S3_2CH_RX_FRAC, "clk_i2s3_2ch_rx_frac", "clk_i2s3_2ch_rx_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(84), 0,
> +			RK3568_CLKGATE_CON(7), 9, GFLAGS,
> +			&rk3568_i2s3_2ch_rx_fracmux),
> +	GATE(MCLK_I2S3_2CH_RX, "mclk_i2s3_2ch_rx", "clk_i2s3_2ch_rx", 0,
> +			RK3568_CLKGATE_CON(7), 10, GFLAGS),
> +	COMPOSITE_NODIV(I2S3_MCLKOUT_RX, "i2s3_mclkout_rx", i2s3_mclkout_rx_p, CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(83), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(7), 11, GFLAGS),
> +
> +	GATE(HCLK_PDM, "hclk_pdm", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(5), 14, GFLAGS),
> +	COMPOSITE_NODIV(MCLK_PDM, "mclk_pdm", mclk_pdm_p, 0,
> +			RK3568_CLKSEL_CON(23), 8, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(5), 15, GFLAGS),
> +	GATE(HCLK_VAD, "hclk_vad", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(7), 12, GFLAGS),
> +	GATE(HCLK_SPDIF_8CH, "hclk_spdif_8ch", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(7), 13, GFLAGS),
> +
> +	COMPOSITE(MCLK_SPDIF_8CH_SRC, "mclk_spdif_8ch_src", cpll_gpll_p, 0,
> +			RK3568_CLKSEL_CON(23), 14, 1, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(7), 14, GFLAGS),
> +	COMPOSITE_FRACMUX(MCLK_SPDIF_8CH_FRAC, "mclk_spdif_8ch_frac", "mclk_spdif_8ch_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(24), 0,
> +			RK3568_CLKGATE_CON(7), 15, GFLAGS,
> +			&rk3568_spdif_8ch_fracmux),
> +
> +	GATE(HCLK_AUDPWM, "hclk_audpwm", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(8), 0, GFLAGS),
> +	COMPOSITE(SCLK_AUDPWM_SRC, "sclk_audpwm_src", gpll_cpll_p, 0,
> +			RK3568_CLKSEL_CON(25), 14, 1, MFLAGS, 0, 6, DFLAGS,
> +			RK3568_CLKGATE_CON(8), 1, GFLAGS),
> +	COMPOSITE_FRACMUX(SCLK_AUDPWM_FRAC, "sclk_audpwm_frac", "sclk_audpwm_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(26), 0,
> +			RK3568_CLKGATE_CON(8), 2, GFLAGS,
> +			&rk3568_audpwm_fracmux),
> +
> +	GATE(HCLK_ACDCDIG, "hclk_acdcdig", "hclk_gic_audio", 0,
> +			RK3568_CLKGATE_CON(8), 3, GFLAGS),
> +	COMPOSITE_NODIV(CLK_ACDCDIG_I2C, "clk_acdcdig_i2c", clk_i2c_p, 0,
> +			RK3568_CLKSEL_CON(23), 10, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(8), 4, GFLAGS),
> +	GATE(CLK_ACDCDIG_DAC, "clk_acdcdig_dac", "mclk_i2s3_2ch_tx", 0,
> +			RK3568_CLKGATE_CON(8), 5, GFLAGS),
> +	GATE(CLK_ACDCDIG_ADC, "clk_acdcdig_adc", "mclk_i2s3_2ch_rx", 0,
> +			RK3568_CLKGATE_CON(8), 6, GFLAGS),
> +
> +	/* PD_SECURE_FLASH */
> +	COMPOSITE_NODIV(ACLK_SECURE_FLASH, "aclk_secure_flash", gpll200_gpll150_gpll100_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(27), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(8), 7, GFLAGS),
> +	COMPOSITE_NODIV(HCLK_SECURE_FLASH, "hclk_secure_flash", gpll150_gpll100_gpll75_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(27), 2, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(8), 8, GFLAGS),
> +	GATE(ACLK_CRYPTO_NS, "aclk_crypto_ns", "aclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(8), 11, GFLAGS),
> +	GATE(HCLK_CRYPTO_NS, "hclk_crypto_ns", "hclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(8), 12, GFLAGS),
> +	COMPOSITE_NODIV(CLK_CRYPTO_NS_CORE, "clk_crypto_ns_core", gpll200_gpll150_gpll100_p, 0,
> +			RK3568_CLKSEL_CON(27), 4, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(8), 13, GFLAGS),
> +	COMPOSITE_NODIV(CLK_CRYPTO_NS_PKA, "clk_crypto_ns_pka", gpll300_gpll200_gpll100_p, 0,
> +			RK3568_CLKSEL_CON(27), 6, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(8), 14, GFLAGS),
> +	GATE(CLK_CRYPTO_NS_RNG, "clk_crypto_ns_rng", "hclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(8), 15, GFLAGS),
> +	GATE(HCLK_TRNG_NS, "hclk_trng_ns", "hclk_secure_flash", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(9), 10, GFLAGS),
> +	GATE(CLK_TRNG_NS, "clk_trng_ns", "hclk_secure_flash", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(9), 11, GFLAGS),
> +	GATE(PCLK_OTPC_NS, "pclk_otpc_ns", "hclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(26), 9, GFLAGS),
> +	GATE(CLK_OTPC_NS_SBPI, "clk_otpc_ns_sbpi", "xin24m", 0,
> +			RK3568_CLKGATE_CON(26), 10, GFLAGS),
> +	GATE(CLK_OTPC_NS_USR, "clk_otpc_ns_usr", "xin_osc0_half", 0,
> +			RK3568_CLKGATE_CON(26), 11, GFLAGS),
> +	GATE(HCLK_NANDC, "hclk_nandc", "hclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(9), 0, GFLAGS),
> +	COMPOSITE_NODIV(NCLK_NANDC, "nclk_nandc", clk_nandc_p, 0,
> +			RK3568_CLKSEL_CON(28), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(9), 1, GFLAGS),
> +	GATE(HCLK_SFC, "hclk_sfc", "hclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(9), 2, GFLAGS),
> +	GATE(HCLK_SFC_XIP, "hclk_sfc_xip", "hclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(9), 3, GFLAGS),
> +	COMPOSITE_NODIV(SCLK_SFC, "sclk_sfc", sclk_sfc_p, 0,
> +			RK3568_CLKSEL_CON(28), 4, 3, MFLAGS,
> +			RK3568_CLKGATE_CON(9), 4, GFLAGS),
> +	GATE(ACLK_EMMC, "aclk_emmc", "aclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(9), 5, GFLAGS),
> +	GATE(HCLK_EMMC, "hclk_emmc", "hclk_secure_flash", 0,
> +			RK3568_CLKGATE_CON(9), 6, GFLAGS),
> +	COMPOSITE_NODIV(BCLK_EMMC, "bclk_emmc", gpll200_gpll150_cpll125_p, 0,
> +			RK3568_CLKSEL_CON(28), 8, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(9), 7, GFLAGS),
> +	COMPOSITE_NODIV(CCLK_EMMC, "cclk_emmc", cclk_emmc_p, 0,
> +			RK3568_CLKSEL_CON(28), 12, 3, MFLAGS,
> +			RK3568_CLKGATE_CON(9), 8, GFLAGS),
> +	GATE(TCLK_EMMC, "tclk_emmc", "xin24m", 0,
> +			RK3568_CLKGATE_CON(9), 9, GFLAGS),
> +	MMC(SCLK_EMMC_DRV, "emmc_drv", "cclk_emmc", RK3568_EMMC_CON0, 1),
> +	MMC(SCLK_EMMC_SAMPLE, "emmc_sample", "cclk_emmc", RK3568_EMMC_CON1, 1),
> +
> +	/* PD_PIPE */
> +	COMPOSITE_NODIV(ACLK_PIPE, "aclk_pipe", aclk_pipe_p, 0,
> +			RK3568_CLKSEL_CON(29), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(10), 0, GFLAGS),
> +	COMPOSITE_NOMUX(PCLK_PIPE, "pclk_pipe", "aclk_pipe", 0,
> +			RK3568_CLKSEL_CON(29), 4, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(10), 1, GFLAGS),
> +	GATE(ACLK_PCIE20_MST, "aclk_pcie20_mst", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(12), 0, GFLAGS),
> +	GATE(ACLK_PCIE20_SLV, "aclk_pcie20_slv", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(12), 1, GFLAGS),
> +	GATE(ACLK_PCIE20_DBI, "aclk_pcie20_dbi", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(12), 2, GFLAGS),
> +	GATE(PCLK_PCIE20, "pclk_pcie20", "pclk_pipe", 0,
> +			RK3568_CLKGATE_CON(12), 3, GFLAGS),
> +	GATE(CLK_PCIE20_AUX_NDFT, "clk_pcie20_aux_ndft", "xin24m", 0,
> +			RK3568_CLKGATE_CON(12), 4, GFLAGS),
> +	GATE(ACLK_PCIE30X1_MST, "aclk_pcie30x1_mst", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(12), 8, GFLAGS),
> +	GATE(ACLK_PCIE30X1_SLV, "aclk_pcie30x1_slv", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(12), 9, GFLAGS),
> +	GATE(ACLK_PCIE30X1_DBI, "aclk_pcie30x1_dbi", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(12), 10, GFLAGS),
> +	GATE(PCLK_PCIE30X1, "pclk_pcie30x1", "pclk_pipe", 0,
> +			RK3568_CLKGATE_CON(12), 11, GFLAGS),
> +	GATE(CLK_PCIE30X1_AUX_NDFT, "clk_pcie30x1_aux_ndft", "xin24m", 0,
> +			RK3568_CLKGATE_CON(12), 12, GFLAGS),
> +	GATE(ACLK_PCIE30X2_MST, "aclk_pcie30x2_mst", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(13), 0, GFLAGS),
> +	GATE(ACLK_PCIE30X2_SLV, "aclk_pcie30x2_slv", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(13), 1, GFLAGS),
> +	GATE(ACLK_PCIE30X2_DBI, "aclk_pcie30x2_dbi", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(13), 2, GFLAGS),
> +	GATE(PCLK_PCIE30X2, "pclk_pcie30x2", "pclk_pipe", 0,
> +			RK3568_CLKGATE_CON(13), 3, GFLAGS),
> +	GATE(CLK_PCIE30X2_AUX_NDFT, "clk_pcie30x2_aux_ndft", "xin24m", 0,
> +			RK3568_CLKGATE_CON(13), 4, GFLAGS),
> +	GATE(ACLK_SATA0, "aclk_sata0", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(11), 0, GFLAGS),
> +	GATE(CLK_SATA0_PMALIVE, "clk_sata0_pmalive", "gpll_20m", 0,
> +			RK3568_CLKGATE_CON(11), 1, GFLAGS),
> +	GATE(CLK_SATA0_RXOOB, "clk_sata0_rxoob", "cpll_50m", 0,
> +			RK3568_CLKGATE_CON(11), 2, GFLAGS),
> +	GATE(ACLK_SATA1, "aclk_sata1", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(11), 4, GFLAGS),
> +	GATE(CLK_SATA1_PMALIVE, "clk_sata1_pmalive", "gpll_20m", 0,
> +			RK3568_CLKGATE_CON(11), 5, GFLAGS),
> +	GATE(CLK_SATA1_RXOOB, "clk_sata1_rxoob", "cpll_50m", 0,
> +			RK3568_CLKGATE_CON(11), 6, GFLAGS),
> +	GATE(ACLK_SATA2, "aclk_sata2", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(11), 8, GFLAGS),
> +	GATE(CLK_SATA2_PMALIVE, "clk_sata2_pmalive", "gpll_20m", 0,
> +			RK3568_CLKGATE_CON(11), 9, GFLAGS),
> +	GATE(CLK_SATA2_RXOOB, "clk_sata2_rxoob", "cpll_50m", 0,
> +			RK3568_CLKGATE_CON(11), 10, GFLAGS),
> +	GATE(ACLK_USB3OTG0, "aclk_usb3otg0", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(10), 8, GFLAGS),
> +	GATE(CLK_USB3OTG0_REF, "clk_usb3otg0_ref", "xin24m", 0,
> +			RK3568_CLKGATE_CON(10), 9, GFLAGS),
> +	COMPOSITE_NODIV(CLK_USB3OTG0_SUSPEND, "clk_usb3otg0_suspend", xin24m_32k_p, 0,
> +			RK3568_CLKSEL_CON(29), 8, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(10), 10, GFLAGS),
> +	GATE(ACLK_USB3OTG1, "aclk_usb3otg1", "aclk_pipe", 0,
> +			RK3568_CLKGATE_CON(10), 12, GFLAGS),
> +	GATE(CLK_USB3OTG1_REF, "clk_usb3otg1_ref", "xin24m", 0,
> +			RK3568_CLKGATE_CON(10), 13, GFLAGS),
> +	COMPOSITE_NODIV(CLK_USB3OTG1_SUSPEND, "clk_usb3otg1_suspend", xin24m_32k_p, 0,
> +			RK3568_CLKSEL_CON(29), 9, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(10), 14, GFLAGS),
> +	COMPOSITE_NODIV(CLK_XPCS_EEE, "clk_xpcs_eee", gpll200_cpll125_p, 0,
> +			RK3568_CLKSEL_CON(29), 13, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(10), 4, GFLAGS),
> +	GATE(PCLK_XPCS, "pclk_xpcs", "pclk_pipe", 0,
> +			RK3568_CLKGATE_CON(13), 6, GFLAGS),
> +
> +	/* PD_PHP */
> +	COMPOSITE_NODIV(ACLK_PHP, "aclk_php", gpll300_gpll200_gpll100_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(30), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(14), 8, GFLAGS),
> +	COMPOSITE_NODIV(HCLK_PHP, "hclk_php", gpll150_gpll100_gpll75_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(30), 2, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(14), 9, GFLAGS),
> +	COMPOSITE_NOMUX(PCLK_PHP, "pclk_php", "aclk_php", 0,
> +			RK3568_CLKSEL_CON(30), 4, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(14), 10, GFLAGS),
> +	GATE(HCLK_SDMMC0, "hclk_sdmmc0", "hclk_php", 0,
> +			RK3568_CLKGATE_CON(15), 0, GFLAGS),
> +	COMPOSITE_NODIV(CLK_SDMMC0, "clk_sdmmc0", clk_sdmmc_p, 0,
> +			RK3568_CLKSEL_CON(30), 8, 3, MFLAGS,
> +			RK3568_CLKGATE_CON(15), 1, GFLAGS),
> +	MMC(SCLK_SDMMC0_DRV, "sdmmc0_drv", "clk_sdmmc0", RK3568_SDMMC0_CON0, 1),
> +	MMC(SCLK_SDMMC0_SAMPLE, "sdmmc0_sample", "clk_sdmmc0", RK3568_SDMMC0_CON1, 1),
> +
> +	GATE(HCLK_SDMMC1, "hclk_sdmmc1", "hclk_php", 0,
> +			RK3568_CLKGATE_CON(15), 2, GFLAGS),
> +	COMPOSITE_NODIV(CLK_SDMMC1, "clk_sdmmc1", clk_sdmmc_p, 0,
> +			RK3568_CLKSEL_CON(30), 12, 3, MFLAGS,
> +			RK3568_CLKGATE_CON(15), 3, GFLAGS),
> +	MMC(SCLK_SDMMC1_DRV, "sdmmc1_drv", "clk_sdmmc1", RK3568_SDMMC1_CON0, 1),
> +	MMC(SCLK_SDMMC1_SAMPLE, "sdmmc1_sample", "clk_sdmmc1", RK3568_SDMMC1_CON1, 1),
> +
> +	GATE(ACLK_GMAC0, "aclk_gmac0", "aclk_php", 0,
> +			RK3568_CLKGATE_CON(15), 5, GFLAGS),
> +	GATE(PCLK_GMAC0, "pclk_gmac0", "pclk_php", 0,
> +			RK3568_CLKGATE_CON(15), 6, GFLAGS),
> +	COMPOSITE_NODIV(CLK_MAC0_2TOP, "clk_mac0_2top", clk_mac_2top_p, 0,
> +			RK3568_CLKSEL_CON(31), 8, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(15), 7, GFLAGS),
> +	COMPOSITE_NODIV(CLK_MAC0_OUT, "clk_mac0_out", cpll125_cpll50_cpll25_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(31), 14, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(15), 8, GFLAGS),
> +	GATE(CLK_MAC0_REFOUT, "clk_mac0_refout", "clk_mac0_2top", 0,
> +			RK3568_CLKGATE_CON(15), 12, GFLAGS),
> +	COMPOSITE_NODIV(CLK_GMAC0_PTP_REF, "clk_gmac0_ptp_ref", clk_gmac_ptp_p, 0,
> +			RK3568_CLKSEL_CON(31), 12, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(15), 4, GFLAGS),
> +	MUX(SCLK_GMAC0, "clk_gmac0", mux_gmac0_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
> +			RK3568_CLKSEL_CON(31), 2, 1, MFLAGS),
> +	FACTOR(0, "clk_gmac0_tx_div5", "clk_gmac0", 0, 1, 5),
> +	FACTOR(0, "clk_gmac0_tx_div50", "clk_gmac0", 0, 1, 50),
> +	FACTOR(0, "clk_gmac0_rx_div2", "clk_gmac0", 0, 1, 2),
> +	FACTOR(0, "clk_gmac0_rx_div20", "clk_gmac0", 0, 1, 20),
> +	MUX(SCLK_GMAC0_RGMII_SPEED, "clk_gmac0_rgmii_speed", mux_gmac0_rgmii_speed_p, 0,
> +			RK3568_CLKSEL_CON(31), 4, 2, MFLAGS),
> +	MUX(SCLK_GMAC0_RMII_SPEED, "clk_gmac0_rmii_speed", mux_gmac0_rmii_speed_p, 0,
> +			RK3568_CLKSEL_CON(31), 3, 1, MFLAGS),
> +	MUX(SCLK_GMAC0_RX_TX, "clk_gmac0_rx_tx", mux_gmac0_rx_tx_p,  CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(31), 0, 2, MFLAGS),
> +
> +	/* PD_USB */
> +	COMPOSITE_NODIV(ACLK_USB, "aclk_usb", gpll300_gpll200_gpll100_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(32), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(16), 0, GFLAGS),
> +	COMPOSITE_NODIV(HCLK_USB, "hclk_usb", gpll150_gpll100_gpll75_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(32), 2, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(16), 1, GFLAGS),
> +	COMPOSITE_NOMUX(PCLK_USB, "pclk_usb", "aclk_usb", 0,
> +			RK3568_CLKSEL_CON(32), 4, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(16), 2, GFLAGS),
> +	GATE(HCLK_USB2HOST0, "hclk_usb2host0", "hclk_usb", 0,
> +			RK3568_CLKGATE_CON(16), 12, GFLAGS),
> +	GATE(HCLK_USB2HOST0_ARB, "hclk_usb2host0_arb", "hclk_usb", 0,
> +			RK3568_CLKGATE_CON(16), 13, GFLAGS),
> +	GATE(HCLK_USB2HOST1, "hclk_usb2host1", "hclk_usb", 0,
> +			RK3568_CLKGATE_CON(16), 14, GFLAGS),
> +	GATE(HCLK_USB2HOST1_ARB, "hclk_usb2host1_arb", "hclk_usb", 0,
> +			RK3568_CLKGATE_CON(16), 15, GFLAGS),
> +	GATE(HCLK_SDMMC2, "hclk_sdmmc2", "hclk_usb", 0,
> +			RK3568_CLKGATE_CON(17), 0, GFLAGS),
> +	COMPOSITE_NODIV(CLK_SDMMC2, "clk_sdmmc2", clk_sdmmc_p, 0,
> +			RK3568_CLKSEL_CON(32), 8, 3, MFLAGS,
> +			RK3568_CLKGATE_CON(17), 1, GFLAGS),
> +	MMC(SCLK_SDMMC2_DRV, "sdmmc2_drv", "clk_sdmmc2", RK3568_SDMMC2_CON0, 1),
> +	MMC(SCLK_SDMMC2_SAMPLE, "sdmmc2_sample", "clk_sdmmc2", RK3568_SDMMC2_CON1, 1),
> +
> +	GATE(ACLK_GMAC1, "aclk_gmac1", "aclk_usb", 0,
> +			RK3568_CLKGATE_CON(17), 3, GFLAGS),
> +	GATE(PCLK_GMAC1, "pclk_gmac1", "pclk_usb", 0,
> +			RK3568_CLKGATE_CON(17), 4, GFLAGS),
> +	COMPOSITE_NODIV(CLK_MAC1_2TOP, "clk_mac1_2top", clk_mac_2top_p, 0,
> +			RK3568_CLKSEL_CON(33), 8, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(17), 5, GFLAGS),
> +	COMPOSITE_NODIV(CLK_MAC1_OUT, "clk_mac1_out", cpll125_cpll50_cpll25_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(33), 14, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(17), 6, GFLAGS),
> +	GATE(CLK_MAC1_REFOUT, "clk_mac1_refout", "clk_mac1_2top", 0,
> +			RK3568_CLKGATE_CON(17), 10, GFLAGS),
> +	COMPOSITE_NODIV(CLK_GMAC1_PTP_REF, "clk_gmac1_ptp_ref", clk_gmac_ptp_p, 0,
> +			RK3568_CLKSEL_CON(33), 12, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(17), 2, GFLAGS),
> +	MUX(SCLK_GMAC1, "clk_gmac1", mux_gmac1_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
> +			RK3568_CLKSEL_CON(33), 2, 1, MFLAGS),
> +	FACTOR(0, "clk_gmac1_tx_div5", "clk_gmac1", 0, 1, 5),
> +	FACTOR(0, "clk_gmac1_tx_div50", "clk_gmac1", 0, 1, 50),
> +	FACTOR(0, "clk_gmac1_rx_div2", "clk_gmac1", 0, 1, 2),
> +	FACTOR(0, "clk_gmac1_rx_div20", "clk_gmac1", 0, 1, 20),
> +	MUX(SCLK_GMAC1_RGMII_SPEED, "clk_gmac1_rgmii_speed", mux_gmac1_rgmii_speed_p, 0,
> +			RK3568_CLKSEL_CON(33), 4, 2, MFLAGS),
> +	MUX(SCLK_GMAC1_RMII_SPEED, "clk_gmac1_rmii_speed", mux_gmac1_rmii_speed_p, 0,
> +			RK3568_CLKSEL_CON(33), 3, 1, MFLAGS),
> +	MUX(SCLK_GMAC1_RX_TX, "clk_gmac1_rx_tx", mux_gmac1_rx_tx_p,  CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(33), 0, 2, MFLAGS),
> +
> +	/* PD_PERI */
> +	COMPOSITE_NODIV(ACLK_PERIMID, "aclk_perimid", gpll300_gpll200_gpll100_xin24m_p, CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(10), 4, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(14), 0, GFLAGS),
> +	COMPOSITE_NODIV(HCLK_PERIMID, "hclk_perimid", gpll150_gpll100_gpll75_xin24m_p, CLK_IGNORE_UNUSED,
> +			RK3568_CLKSEL_CON(10), 6, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(14), 1, GFLAGS),
> +
> +	/* PD_VI */
> +	COMPOSITE_NODIV(ACLK_VI, "aclk_vi", gpll400_gpll300_gpll200_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(34), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(18), 0, GFLAGS),
> +	COMPOSITE_NOMUX(HCLK_VI, "hclk_vi", "aclk_vi", 0,
> +			RK3568_CLKSEL_CON(34), 4, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(18), 1, GFLAGS),
> +	COMPOSITE_NOMUX(PCLK_VI, "pclk_vi", "aclk_vi", 0,
> +			RK3568_CLKSEL_CON(34), 8, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(18), 2, GFLAGS),
> +	GATE(ACLK_VICAP, "aclk_vicap", "aclk_vi", 0,
> +			RK3568_CLKGATE_CON(18), 9, GFLAGS),
> +	GATE(HCLK_VICAP, "hclk_vicap", "hclk_vi", 0,
> +			RK3568_CLKGATE_CON(18), 10, GFLAGS),
> +	COMPOSITE_NODIV(DCLK_VICAP, "dclk_vicap", cpll333_gpll300_gpll200_p, 0,
> +			RK3568_CLKSEL_CON(34), 14, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(18), 11, GFLAGS),
> +	GATE(ICLK_VICAP_G, "iclk_vicap_g", "iclk_vicap", 0,
> +			RK3568_CLKGATE_CON(18), 13, GFLAGS),
> +	GATE(ACLK_ISP, "aclk_isp", "aclk_vi", 0,
> +			RK3568_CLKGATE_CON(19), 0, GFLAGS),
> +	GATE(HCLK_ISP, "hclk_isp", "hclk_vi", 0,
> +			RK3568_CLKGATE_CON(19), 1, GFLAGS),
> +	COMPOSITE(CLK_ISP, "clk_isp", cpll_gpll_hpll_p, 0,
> +			RK3568_CLKSEL_CON(35), 6, 2, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(19), 2, GFLAGS),
> +	GATE(PCLK_CSI2HOST1, "pclk_csi2host1", "pclk_vi", 0,
> +			RK3568_CLKGATE_CON(19), 4, GFLAGS),
> +	COMPOSITE(CLK_CIF_OUT, "clk_cif_out", gpll_usb480m_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(35), 14, 2, MFLAGS, 8, 6, DFLAGS,
> +			RK3568_CLKGATE_CON(19), 8, GFLAGS),
> +	COMPOSITE(CLK_CAM0_OUT, "clk_cam0_out", gpll_usb480m_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(36), 6, 2, MFLAGS, 0, 6, DFLAGS,
> +			RK3568_CLKGATE_CON(19), 9, GFLAGS),
> +	COMPOSITE(CLK_CAM1_OUT, "clk_cam1_out", gpll_usb480m_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(36), 14, 2, MFLAGS, 8, 6, DFLAGS,
> +			RK3568_CLKGATE_CON(19), 10, GFLAGS),
> +
> +	/* PD_VO */
> +	COMPOSITE_NODIV(ACLK_VO, "aclk_vo", gpll300_cpll250_gpll100_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(37), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(20), 0, GFLAGS),
> +	COMPOSITE_NOMUX(HCLK_VO, "hclk_vo", "aclk_vo", 0,
> +			RK3568_CLKSEL_CON(37), 8, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(20), 1, GFLAGS),
> +	COMPOSITE_NOMUX(PCLK_VO, "pclk_vo", "aclk_vo", 0,
> +			RK3568_CLKSEL_CON(37), 12, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(20), 2, GFLAGS),
> +	COMPOSITE(ACLK_VOP_PRE, "aclk_vop_pre", cpll_gpll_hpll_vpll_p, 0,
> +			RK3568_CLKSEL_CON(38), 6, 2, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(20), 6, GFLAGS),
> +	GATE(ACLK_VOP, "aclk_vop", "aclk_vop_pre", 0,
> +			RK3568_CLKGATE_CON(20), 8, GFLAGS),
> +	GATE(HCLK_VOP, "hclk_vop", "hclk_vo", 0,
> +			RK3568_CLKGATE_CON(20), 9, GFLAGS),
> +	COMPOSITE(DCLK_VOP0, "dclk_vop0", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
> +			RK3568_CLKSEL_CON(39), 10, 2, MFLAGS, 0, 8, DFLAGS,
> +			RK3568_CLKGATE_CON(20), 10, GFLAGS),
> +	COMPOSITE(DCLK_VOP1, "dclk_vop1", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
> +			RK3568_CLKSEL_CON(40), 10, 2, MFLAGS, 0, 8, DFLAGS,
> +			RK3568_CLKGATE_CON(20), 11, GFLAGS),
> +	COMPOSITE(DCLK_VOP2, "dclk_vop2", hpll_vpll_gpll_cpll_p, 0,
> +			RK3568_CLKSEL_CON(41), 10, 2, MFLAGS, 0, 8, DFLAGS,
> +			RK3568_CLKGATE_CON(20), 12, GFLAGS),
> +	GATE(CLK_VOP_PWM, "clk_vop_pwm", "xin24m", 0,
> +			RK3568_CLKGATE_CON(20), 13, GFLAGS),
> +	GATE(ACLK_HDCP, "aclk_hdcp", "aclk_vo", 0,
> +			RK3568_CLKGATE_CON(21), 0, GFLAGS),
> +	GATE(HCLK_HDCP, "hclk_hdcp", "hclk_vo", 0,
> +			RK3568_CLKGATE_CON(21), 1, GFLAGS),
> +	GATE(PCLK_HDCP, "pclk_hdcp", "pclk_vo", 0,
> +			RK3568_CLKGATE_CON(21), 2, GFLAGS),
> +	GATE(PCLK_HDMI_HOST, "pclk_hdmi_host", "pclk_vo", 0,
> +			RK3568_CLKGATE_CON(21), 3, GFLAGS),
> +	GATE(CLK_HDMI_SFR, "clk_hdmi_sfr", "xin24m", 0,
> +			RK3568_CLKGATE_CON(21), 4, GFLAGS),
> +	GATE(CLK_HDMI_CEC, "clk_hdmi_cec", "clk_rtc_32k", 0,
> +			RK3568_CLKGATE_CON(21), 5, GFLAGS),
> +	GATE(PCLK_DSITX_0, "pclk_dsitx_0", "pclk_vo", 0,
> +			RK3568_CLKGATE_CON(21), 6, GFLAGS),
> +	GATE(PCLK_DSITX_1, "pclk_dsitx_1", "pclk_vo", 0,
> +			RK3568_CLKGATE_CON(21), 7, GFLAGS),
> +	GATE(PCLK_EDP_CTRL, "pclk_edp_ctrl", "pclk_vo", 0,
> +			RK3568_CLKGATE_CON(21), 8, GFLAGS),
> +	COMPOSITE_NODIV(CLK_EDP_200M, "clk_edp_200m", gpll200_gpll150_cpll125_p, 0,
> +			RK3568_CLKSEL_CON(38), 8, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(21), 9, GFLAGS),
> +
> +	/* PD_VPU */
> +	COMPOSITE(ACLK_VPU_PRE, "aclk_vpu_pre", gpll_cpll_p, 0,
> +			RK3568_CLKSEL_CON(42), 7, 1, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(22), 0, GFLAGS),
> +	COMPOSITE_NOMUX(HCLK_VPU_PRE, "hclk_vpu_pre", "aclk_vpu_pre", 0,
> +			RK3568_CLKSEL_CON(42), 8, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(22), 1, GFLAGS),
> +	GATE(ACLK_VPU, "aclk_vpu", "aclk_vpu_pre", 0,
> +			RK3568_CLKGATE_CON(22), 4, GFLAGS),
> +	GATE(HCLK_VPU, "hclk_vpu", "hclk_vpu_pre", 0,
> +			RK3568_CLKGATE_CON(22), 5, GFLAGS),
> +
> +	/* PD_RGA */
> +	COMPOSITE_NODIV(ACLK_RGA_PRE, "aclk_rga_pre", gpll300_cpll250_gpll100_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(43), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(23), 0, GFLAGS),
> +	COMPOSITE_NOMUX(HCLK_RGA_PRE, "hclk_rga_pre", "aclk_rga_pre", 0,
> +			RK3568_CLKSEL_CON(43), 8, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(23), 1, GFLAGS),
> +	COMPOSITE_NOMUX(PCLK_RGA_PRE, "pclk_rga_pre", "aclk_rga_pre", 0,
> +			RK3568_CLKSEL_CON(43), 12, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(22), 12, GFLAGS),
> +	GATE(ACLK_RGA, "aclk_rga", "aclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(23), 4, GFLAGS),
> +	GATE(HCLK_RGA, "hclk_rga", "hclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(23), 5, GFLAGS),
> +	COMPOSITE_NODIV(CLK_RGA_CORE, "clk_rga_core", gpll300_gpll200_gpll100_p, 0,
> +			RK3568_CLKSEL_CON(43), 2, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(23), 6, GFLAGS),
> +	GATE(ACLK_IEP, "aclk_iep", "aclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(23), 7, GFLAGS),
> +	GATE(HCLK_IEP, "hclk_iep", "hclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(23), 8, GFLAGS),
> +	COMPOSITE_NODIV(CLK_IEP_CORE, "clk_iep_core", gpll300_gpll200_gpll100_p, 0,
> +			RK3568_CLKSEL_CON(43), 4, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(23), 9, GFLAGS),
> +	GATE(HCLK_EBC, "hclk_ebc", "hclk_rga_pre", 0, RK3568_CLKGATE_CON(23), 10, GFLAGS),
> +	COMPOSITE_NODIV(DCLK_EBC, "dclk_ebc", gpll400_cpll333_gpll200_p, 0,
> +			RK3568_CLKSEL_CON(43), 6, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(23), 11, GFLAGS),
> +	GATE(ACLK_JDEC, "aclk_jdec", "aclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(23), 12, GFLAGS),
> +	GATE(HCLK_JDEC, "hclk_jdec", "hclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(23), 13, GFLAGS),
> +	GATE(ACLK_JENC, "aclk_jenc", "aclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(23), 14, GFLAGS),
> +	GATE(HCLK_JENC, "hclk_jenc", "hclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(23), 15, GFLAGS),
> +	GATE(PCLK_EINK, "pclk_eink", "pclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(22), 14, GFLAGS),
> +	GATE(HCLK_EINK, "hclk_eink", "hclk_rga_pre", 0,
> +			RK3568_CLKGATE_CON(22), 15, GFLAGS),
> +
> +	/* PD_RKVENC */
> +	COMPOSITE(ACLK_RKVENC_PRE, "aclk_rkvenc_pre", gpll_cpll_npll_p, 0,
> +			RK3568_CLKSEL_CON(44), 6, 2, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(24), 0, GFLAGS),
> +	COMPOSITE_NOMUX(HCLK_RKVENC_PRE, "hclk_rkvenc_pre", "aclk_rkvenc_pre", 0,
> +			RK3568_CLKSEL_CON(44), 8, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(24), 1, GFLAGS),
> +	GATE(ACLK_RKVENC, "aclk_rkvenc", "aclk_rkvenc_pre", 0,
> +			RK3568_CLKGATE_CON(24), 6, GFLAGS),
> +	GATE(HCLK_RKVENC, "hclk_rkvenc", "hclk_rkvenc_pre", 0,
> +			RK3568_CLKGATE_CON(24), 7, GFLAGS),
> +	COMPOSITE(CLK_RKVENC_CORE, "clk_rkvenc_core", gpll_cpll_npll_vpll_p, 0,
> +			RK3568_CLKSEL_CON(45), 14, 2, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(24), 8, GFLAGS),
> +	COMPOSITE(ACLK_RKVDEC_PRE, "aclk_rkvdec_pre", aclk_rkvdec_pre_p, CLK_SET_RATE_NO_REPARENT,
> +			RK3568_CLKSEL_CON(47), 7, 1, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(25), 0, GFLAGS),
> +	COMPOSITE_NOMUX(HCLK_RKVDEC_PRE, "hclk_rkvdec_pre", "aclk_rkvdec_pre", 0,
> +			RK3568_CLKSEL_CON(47), 8, 4, DFLAGS,
> +			RK3568_CLKGATE_CON(25), 1, GFLAGS),
> +	GATE(ACLK_RKVDEC, "aclk_rkvdec", "aclk_rkvdec_pre", 0,
> +			RK3568_CLKGATE_CON(25), 4, GFLAGS),
> +	GATE(HCLK_RKVDEC, "hclk_rkvdec", "hclk_rkvdec_pre", 0,
> +			RK3568_CLKGATE_CON(25), 5, GFLAGS),
> +	COMPOSITE(CLK_RKVDEC_CA, "clk_rkvdec_ca", gpll_cpll_npll_vpll_p, 0,
> +			RK3568_CLKSEL_CON(48), 6, 2, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(25), 6, GFLAGS),
> +	COMPOSITE(CLK_RKVDEC_CORE, "clk_rkvdec_core", clk_rkvdec_core_p, CLK_SET_RATE_NO_REPARENT,
> +			RK3568_CLKSEL_CON(49), 14, 2, MFLAGS, 8, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(25), 7, GFLAGS),
> +	COMPOSITE(CLK_RKVDEC_HEVC_CA, "clk_rkvdec_hevc_ca", gpll_cpll_npll_vpll_p, 0,
> +			RK3568_CLKSEL_CON(49), 6, 2, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(25), 8, GFLAGS),
> +
> +	/* PD_BUS */
> +	COMPOSITE_NODIV(ACLK_BUS, "aclk_bus", gpll200_gpll150_gpll100_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(50), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(26), 0, GFLAGS),
> +	COMPOSITE_NODIV(PCLK_BUS, "pclk_bus", gpll100_gpll75_cpll50_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(50), 4, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(26), 1, GFLAGS),
> +	GATE(PCLK_TSADC, "pclk_tsadc", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(26), 4, GFLAGS),
> +	COMPOSITE(CLK_TSADC_TSEN, "clk_tsadc_tsen", xin24m_gpll100_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(51), 4, 2, MFLAGS, 0, 3, DFLAGS,
> +			RK3568_CLKGATE_CON(26), 5, GFLAGS),
> +	COMPOSITE_NOMUX(CLK_TSADC, "clk_tsadc", "clk_tsadc_tsen", 0,
> +			RK3568_CLKSEL_CON(51), 8, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(26), 6, GFLAGS),
> +	GATE(PCLK_SARADC, "pclk_saradc", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(26), 7, GFLAGS),
> +	GATE(CLK_SARADC, "clk_saradc", "xin24m", 0,
> +			RK3568_CLKGATE_CON(26), 8, GFLAGS),
> +	GATE(PCLK_SCR, "pclk_scr", "pclk_bus", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(26), 12, GFLAGS),
> +	GATE(PCLK_WDT_NS, "pclk_wdt_ns", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(26), 13, GFLAGS),
> +	GATE(TCLK_WDT_NS, "tclk_wdt_ns", "xin24m", 0,
> +			RK3568_CLKGATE_CON(26), 14, GFLAGS),
> +	GATE(ACLK_MCU, "aclk_mcu", "aclk_bus", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(32), 13, GFLAGS),
> +	GATE(PCLK_INTMUX, "pclk_intmux", "pclk_bus", CLK_IGNORE_UNUSED,
> +			RK3568_CLKGATE_CON(32), 14, GFLAGS),
> +	GATE(PCLK_MAILBOX, "pclk_mailbox", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(32), 15, GFLAGS),
> +
> +	GATE(PCLK_UART1, "pclk_uart1", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(27), 12, GFLAGS),
> +	COMPOSITE(CLK_UART1_SRC, "clk_uart1_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(52), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(27), 13, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART1_FRAC, "clk_uart1_frac", "clk_uart1_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(53), 0,
> +			RK3568_CLKGATE_CON(27), 14, GFLAGS,
> +			&rk3568_uart1_fracmux),
> +	GATE(SCLK_UART1, "sclk_uart1", "sclk_uart1_mux", 0,
> +			RK3568_CLKGATE_CON(27), 15, GFLAGS),
> +
> +	GATE(PCLK_UART2, "pclk_uart2", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(28), 0, GFLAGS),
> +	COMPOSITE(CLK_UART2_SRC, "clk_uart2_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(54), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(28), 1, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART2_FRAC, "clk_uart2_frac", "clk_uart2_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(55), 0,
> +			RK3568_CLKGATE_CON(28), 2, GFLAGS,
> +			&rk3568_uart2_fracmux),
> +	GATE(SCLK_UART2, "sclk_uart2", "sclk_uart2_mux", 0,
> +			RK3568_CLKGATE_CON(28), 3, GFLAGS),
> +
> +	GATE(PCLK_UART3, "pclk_uart3", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(28), 4, GFLAGS),
> +	COMPOSITE(CLK_UART3_SRC, "clk_uart3_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(56), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(28), 5, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART3_FRAC, "clk_uart3_frac", "clk_uart3_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(57), 0,
> +			RK3568_CLKGATE_CON(28), 6, GFLAGS,
> +			&rk3568_uart3_fracmux),
> +	GATE(SCLK_UART3, "sclk_uart3", "sclk_uart3_mux", 0,
> +			RK3568_CLKGATE_CON(28), 7, GFLAGS),
> +
> +	GATE(PCLK_UART4, "pclk_uart4", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(28), 8, GFLAGS),
> +	COMPOSITE(CLK_UART4_SRC, "clk_uart4_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(58), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(28), 9, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART4_FRAC, "clk_uart4_frac", "clk_uart4_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(59), 0,
> +			RK3568_CLKGATE_CON(28), 10, GFLAGS,
> +			&rk3568_uart4_fracmux),
> +	GATE(SCLK_UART4, "sclk_uart4", "sclk_uart4_mux", 0,
> +			RK3568_CLKGATE_CON(28), 11, GFLAGS),
> +
> +	GATE(PCLK_UART5, "pclk_uart5", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(28), 12, GFLAGS),
> +	COMPOSITE(CLK_UART5_SRC, "clk_uart5_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(60), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(28), 13, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART5_FRAC, "clk_uart5_frac", "clk_uart5_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(61), 0,
> +			RK3568_CLKGATE_CON(28), 14, GFLAGS,
> +			&rk3568_uart5_fracmux),
> +	GATE(SCLK_UART5, "sclk_uart5", "sclk_uart5_mux", 0,
> +			RK3568_CLKGATE_CON(28), 15, GFLAGS),
> +
> +	GATE(PCLK_UART6, "pclk_uart6", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(29), 0, GFLAGS),
> +	COMPOSITE(CLK_UART6_SRC, "clk_uart6_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(62), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(29), 1, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART6_FRAC, "clk_uart6_frac", "clk_uart6_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(63), 0,
> +			RK3568_CLKGATE_CON(29), 2, GFLAGS,
> +			&rk3568_uart6_fracmux),
> +	GATE(SCLK_UART6, "sclk_uart6", "sclk_uart6_mux", 0,
> +			RK3568_CLKGATE_CON(29), 3, GFLAGS),
> +
> +	GATE(PCLK_UART7, "pclk_uart7", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(29), 4, GFLAGS),
> +	COMPOSITE(CLK_UART7_SRC, "clk_uart7_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(64), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(29), 5, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART7_FRAC, "clk_uart7_frac", "clk_uart7_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(65), 0,
> +			RK3568_CLKGATE_CON(29), 6, GFLAGS,
> +			&rk3568_uart7_fracmux),
> +	GATE(SCLK_UART7, "sclk_uart7", "sclk_uart7_mux", 0,
> +			RK3568_CLKGATE_CON(29), 7, GFLAGS),
> +
> +	GATE(PCLK_UART8, "pclk_uart8", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(29), 8, GFLAGS),
> +	COMPOSITE(CLK_UART8_SRC, "clk_uart8_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(66), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(29), 9, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART8_FRAC, "clk_uart8_frac", "clk_uart8_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(67), 0,
> +			RK3568_CLKGATE_CON(29), 10, GFLAGS,
> +			&rk3568_uart8_fracmux),
> +	GATE(SCLK_UART8, "sclk_uart8", "sclk_uart8_mux", 0,
> +			RK3568_CLKGATE_CON(29), 11, GFLAGS),
> +
> +	GATE(PCLK_UART9, "pclk_uart9", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(29), 12, GFLAGS),
> +	COMPOSITE(CLK_UART9_SRC, "clk_uart9_src", gpll_cpll_usb480m_p, 0,
> +			RK3568_CLKSEL_CON(68), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_CLKGATE_CON(29), 13, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART9_FRAC, "clk_uart9_frac", "clk_uart9_src", CLK_SET_RATE_PARENT,
> +			RK3568_CLKSEL_CON(69), 0,
> +			RK3568_CLKGATE_CON(29), 14, GFLAGS,
> +			&rk3568_uart9_fracmux),
> +	GATE(SCLK_UART9, "sclk_uart9", "sclk_uart9_mux", 0,
> +			RK3568_CLKGATE_CON(29), 15, GFLAGS),
> +
> +	GATE(PCLK_CAN0, "pclk_can0", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(27), 5, GFLAGS),
> +	COMPOSITE(CLK_CAN0, "clk_can0", gpll_cpll_p, 0,
> +			RK3568_CLKSEL_CON(70), 7, 1, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(27), 6, GFLAGS),
> +	GATE(PCLK_CAN1, "pclk_can1", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(27), 7, GFLAGS),
> +	COMPOSITE(CLK_CAN1, "clk_can1", gpll_cpll_p, 0,
> +			RK3568_CLKSEL_CON(70), 15, 1, MFLAGS, 8, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(27), 8, GFLAGS),
> +	GATE(PCLK_CAN2, "pclk_can2", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(27), 9, GFLAGS),
> +	COMPOSITE(CLK_CAN2, "clk_can2", gpll_cpll_p, 0,
> +			RK3568_CLKSEL_CON(71), 7, 1, MFLAGS, 0, 5, DFLAGS,
> +			RK3568_CLKGATE_CON(27), 10, GFLAGS),
> +	COMPOSITE_NODIV(CLK_I2C, "clk_i2c", clk_i2c_p, 0,
> +			RK3568_CLKSEL_CON(71), 8, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(32), 10, GFLAGS),
> +	GATE(PCLK_I2C1, "pclk_i2c1", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(30), 0, GFLAGS),
> +	GATE(CLK_I2C1, "clk_i2c1", "clk_i2c", 0,
> +			RK3568_CLKGATE_CON(30), 1, GFLAGS),
> +	GATE(PCLK_I2C2, "pclk_i2c2", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(30), 2, GFLAGS),
> +	GATE(CLK_I2C2, "clk_i2c2", "clk_i2c", 0,
> +			RK3568_CLKGATE_CON(30), 3, GFLAGS),
> +	GATE(PCLK_I2C3, "pclk_i2c3", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(30), 4, GFLAGS),
> +	GATE(CLK_I2C3, "clk_i2c3", "clk_i2c", 0,
> +			RK3568_CLKGATE_CON(30), 5, GFLAGS),
> +	GATE(PCLK_I2C4, "pclk_i2c4", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(30), 6, GFLAGS),
> +	GATE(CLK_I2C4, "clk_i2c4", "clk_i2c", 0,
> +			RK3568_CLKGATE_CON(30), 7, GFLAGS),
> +	GATE(PCLK_I2C5, "pclk_i2c5", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(30), 8, GFLAGS),
> +	GATE(CLK_I2C5, "clk_i2c5", "clk_i2c", 0,
> +			RK3568_CLKGATE_CON(30), 9, GFLAGS),
> +	GATE(PCLK_SPI0, "pclk_spi0", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(30), 10, GFLAGS),
> +	COMPOSITE_NODIV(CLK_SPI0, "clk_spi0", gpll200_xin24m_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(72), 0, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(30), 11, GFLAGS),
> +	GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(30), 12, GFLAGS),
> +	COMPOSITE_NODIV(CLK_SPI1, "clk_spi1", gpll200_xin24m_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(72), 2, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(30), 13, GFLAGS),
> +	GATE(PCLK_SPI2, "pclk_spi2", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(30), 14, GFLAGS),
> +	COMPOSITE_NODIV(CLK_SPI2, "clk_spi2", gpll200_xin24m_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(72), 4, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(30), 15, GFLAGS),
> +	GATE(PCLK_SPI3, "pclk_spi3", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(31), 0, GFLAGS),
> +	COMPOSITE_NODIV(CLK_SPI3, "clk_spi3", gpll200_xin24m_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(72), 6, 1, MFLAGS, RK3568_CLKGATE_CON(31), 1, GFLAGS),
> +	GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus", 0, RK3568_CLKGATE_CON(31), 10, GFLAGS),
> +	COMPOSITE_NODIV(CLK_PWM1, "clk_pwm1", gpll100_xin24m_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(72), 8, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(31), 11, GFLAGS),
> +	GATE(CLK_PWM1_CAPTURE, "clk_pwm1_capture", "xin24m", 0,
> +			RK3568_CLKGATE_CON(31), 12, GFLAGS),
> +	GATE(PCLK_PWM2, "pclk_pwm2", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(31), 13, GFLAGS),
> +	COMPOSITE_NODIV(CLK_PWM2, "clk_pwm2", gpll100_xin24m_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(72), 10, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(31), 14, GFLAGS),
> +	GATE(CLK_PWM2_CAPTURE, "clk_pwm2_capture", "xin24m", 0,
> +			RK3568_CLKGATE_CON(31), 15, GFLAGS),
> +	GATE(PCLK_PWM3, "pclk_pwm3", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(32), 0, GFLAGS),
> +	COMPOSITE_NODIV(CLK_PWM3, "clk_pwm3", gpll100_xin24m_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(72), 12, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(32), 1, GFLAGS),
> +	GATE(CLK_PWM3_CAPTURE, "clk_pwm3_capture", "xin24m", 0,
> +			RK3568_CLKGATE_CON(32), 2, GFLAGS),
> +	COMPOSITE_NODIV(DBCLK_GPIO, "dbclk_gpio", xin24m_32k_p, 0,
> +			RK3568_CLKSEL_CON(72), 14, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(32), 11, GFLAGS),
> +	GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(31), 2, GFLAGS),
> +	GATE(DBCLK_GPIO1, "dbclk_gpio1", "dbclk_gpio", 0,
> +			RK3568_CLKGATE_CON(31), 3, GFLAGS),
> +	GATE(PCLK_GPIO2, "pclk_gpio2", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(31), 4, GFLAGS),
> +	GATE(DBCLK_GPIO2, "dbclk_gpio2", "dbclk_gpio", 0,
> +			RK3568_CLKGATE_CON(31), 5, GFLAGS),
> +	GATE(PCLK_GPIO3, "pclk_gpio3", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(31), 6, GFLAGS),
> +	GATE(DBCLK_GPIO3, "dbclk_gpio3", "dbclk_gpio", 0,
> +			RK3568_CLKGATE_CON(31), 7, GFLAGS),
> +	GATE(PCLK_GPIO4, "pclk_gpio4", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(31), 8, GFLAGS),
> +	GATE(DBCLK_GPIO4, "dbclk_gpio4", "dbclk_gpio", 0,
> +			RK3568_CLKGATE_CON(31), 9, GFLAGS),
> +	GATE(PCLK_TIMER, "pclk_timer", "pclk_bus", 0,
> +			RK3568_CLKGATE_CON(32), 3, GFLAGS),
> +	GATE(CLK_TIMER0, "clk_timer0", "xin24m", 0,
> +			RK3568_CLKGATE_CON(32), 4, GFLAGS),
> +	GATE(CLK_TIMER1, "clk_timer1", "xin24m", 0,
> +			RK3568_CLKGATE_CON(32), 5, GFLAGS),
> +	GATE(CLK_TIMER2, "clk_timer2", "xin24m", 0,
> +			RK3568_CLKGATE_CON(32), 6, GFLAGS),
> +	GATE(CLK_TIMER3, "clk_timer3", "xin24m", 0,
> +			RK3568_CLKGATE_CON(32), 7, GFLAGS),
> +	GATE(CLK_TIMER4, "clk_timer4", "xin24m", 0,
> +			RK3568_CLKGATE_CON(32), 8, GFLAGS),
> +	GATE(CLK_TIMER5, "clk_timer5", "xin24m", 0,
> +			RK3568_CLKGATE_CON(32), 9, GFLAGS),
> +
> +	/* PD_TOP */
> +	COMPOSITE_NODIV(ACLK_TOP_HIGH, "aclk_top_high", cpll500_gpll400_gpll300_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(73), 0, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(33), 0, GFLAGS),
> +	COMPOSITE_NODIV(ACLK_TOP_LOW, "aclk_top_low", gpll400_gpll300_gpll200_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(73), 4, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(33), 1, GFLAGS),
> +	COMPOSITE_NODIV(HCLK_TOP, "hclk_top", gpll150_gpll100_gpll75_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(73), 8, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(33), 2, GFLAGS),
> +	COMPOSITE_NODIV(PCLK_TOP, "pclk_top", gpll100_gpll75_cpll50_xin24m_p, 0,
> +			RK3568_CLKSEL_CON(73), 12, 2, MFLAGS,
> +			RK3568_CLKGATE_CON(33), 3, GFLAGS),
> +	GATE(PCLK_PCIE30PHY, "pclk_pcie30phy", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(33), 8, GFLAGS),
> +	COMPOSITE_NODIV(CLK_OPTC_ARB, "clk_optc_arb", xin24m_cpll100_p, 0,
> +			RK3568_CLKSEL_CON(73), 15, 1, MFLAGS,
> +			RK3568_CLKGATE_CON(33), 9, GFLAGS),
> +	GATE(PCLK_MIPICSIPHY, "pclk_mipicsiphy", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(33), 13, GFLAGS),
> +	GATE(PCLK_MIPIDSIPHY0, "pclk_mipidsiphy0", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(33), 14, GFLAGS),
> +	GATE(PCLK_MIPIDSIPHY1, "pclk_mipidsiphy1", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(33), 15, GFLAGS),
> +	GATE(PCLK_PIPEPHY0, "pclk_pipephy0", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(34), 4, GFLAGS),
> +	GATE(PCLK_PIPEPHY1, "pclk_pipephy1", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(34), 5, GFLAGS),
> +	GATE(PCLK_PIPEPHY2, "pclk_pipephy2", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(34), 6, GFLAGS),
> +	GATE(PCLK_CPU_BOOST, "pclk_cpu_boost", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(34), 11, GFLAGS),
> +	GATE(CLK_CPU_BOOST, "clk_cpu_boost", "xin24m", 0,
> +			RK3568_CLKGATE_CON(34), 12, GFLAGS),
> +	GATE(PCLK_OTPPHY, "pclk_otpphy", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(34), 13, GFLAGS),
> +	GATE(PCLK_EDPPHY_GRF, "pclk_edpphy_grf", "pclk_top", 0,
> +			RK3568_CLKGATE_CON(34), 14, GFLAGS),
> +};
> +
> +static struct rockchip_clk_branch rk3568_clk_pmu_branches[] __initdata = {
> +	/* PD_PMU */
> +	FACTOR(0, "ppll_ph0", "ppll", 0, 1, 2),
> +	FACTOR(0, "ppll_ph180", "ppll", 0, 1, 2),
> +	FACTOR(0, "hpll_ph0", "hpll", 0, 1, 2),
> +
> +	MUX(CLK_PDPMU, "clk_pdpmu", clk_pdpmu_p, 0,
> +			RK3568_PMU_CLKSEL_CON(2), 15, 1, MFLAGS),
> +	COMPOSITE_NOMUX(PCLK_PDPMU, "pclk_pdpmu", "clk_pdpmu", 0,
> +			RK3568_PMU_CLKSEL_CON(2), 0, 5, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(0), 2, GFLAGS),
> +	GATE(PCLK_PMU, "pclk_pmu", "pclk_pdpmu", 0,
> +			RK3568_PMU_CLKGATE_CON(0), 6, GFLAGS),
> +	GATE(CLK_PMU, "clk_pmu", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(0), 7, GFLAGS),
> +	GATE(PCLK_I2C0, "pclk_i2c0", "pclk_pdpmu", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 0, GFLAGS),
> +	COMPOSITE_NOMUX(CLK_I2C0, "clk_i2c0", "clk_pdpmu", 0,
> +			RK3568_PMU_CLKSEL_CON(3), 0, 7, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(1), 1, GFLAGS),
> +	GATE(PCLK_UART0, "pclk_uart0", "pclk_pdpmu", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 2, GFLAGS),
> +
> +	COMPOSITE_FRACMUX(CLK_RTC32K_FRAC, "clk_rtc32k_frac", "xin24m", CLK_IGNORE_UNUSED,
> +			RK3568_PMU_CLKSEL_CON(1), 0,
> +			RK3568_PMU_CLKGATE_CON(0), 1, GFLAGS,
> +			&rk3568_rtc32k_pmu_fracmux),
> +
> +	COMPOSITE_NOMUX(XIN_OSC0_DIV, "xin_osc0_div", "xin24m", CLK_IGNORE_UNUSED,
> +			RK3568_PMU_CLKSEL_CON(0), 0, 5, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(0), 0, GFLAGS),
> +
> +	COMPOSITE(CLK_UART0_DIV, "sclk_uart0_div", ppll_usb480m_cpll_gpll_p, 0,
> +			RK3568_PMU_CLKSEL_CON(4), 8, 2, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(1), 3, GFLAGS),
> +	COMPOSITE_FRACMUX(CLK_UART0_FRAC, "sclk_uart0_frac", "sclk_uart0_div", CLK_SET_RATE_PARENT,
> +			RK3568_PMU_CLKSEL_CON(5), 0,
> +			RK3568_PMU_CLKGATE_CON(1), 4, GFLAGS,
> +			&rk3568_uart0_fracmux),
> +	GATE(SCLK_UART0, "sclk_uart0", "sclk_uart0_mux", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 5, GFLAGS),
> +
> +	GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pdpmu", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 9, GFLAGS),
> +	COMPOSITE_NODIV(DBCLK_GPIO0, "dbclk_gpio0", xin24m_32k_p, 0,
> +			RK3568_PMU_CLKSEL_CON(6), 15, 1, MFLAGS,
> +			RK3568_PMU_CLKGATE_CON(1), 10, GFLAGS),
> +	GATE(PCLK_PWM0, "pclk_pwm0", "pclk_pdpmu", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 6, GFLAGS),
> +	COMPOSITE(CLK_PWM0, "clk_pwm0", clk_pwm0_p, 0,
> +			RK3568_PMU_CLKSEL_CON(6), 7, 1, MFLAGS, 0, 7, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(1), 7, GFLAGS),
> +	GATE(CLK_CAPTURE_PWM0_NDFT, "clk_capture_pwm0_ndft", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 8, GFLAGS),
> +	GATE(PCLK_PMUPVTM, "pclk_pmupvtm", "pclk_pdpmu", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 11, GFLAGS),
> +	GATE(CLK_PMUPVTM, "clk_pmupvtm", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 12, GFLAGS),
> +	GATE(CLK_CORE_PMUPVTM, "clk_core_pmupvtm", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(1), 13, GFLAGS),
> +	COMPOSITE_NOMUX(CLK_REF24M, "clk_ref24m", "clk_pdpmu", 0,
> +			RK3568_PMU_CLKSEL_CON(7), 0, 6, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(2), 0, GFLAGS),
> +	GATE(XIN_OSC0_USBPHY0_G, "xin_osc0_usbphy0_g", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 1, GFLAGS),
> +	MUX(CLK_USBPHY0_REF, "clk_usbphy0_ref", clk_usbphy0_ref_p, 0,
> +			RK3568_PMU_CLKSEL_CON(8), 0, 1, MFLAGS),
> +	GATE(XIN_OSC0_USBPHY1_G, "xin_osc0_usbphy1_g", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 2, GFLAGS),
> +	MUX(CLK_USBPHY1_REF, "clk_usbphy1_ref", clk_usbphy1_ref_p, 0,
> +			RK3568_PMU_CLKSEL_CON(8), 1, 1, MFLAGS),
> +	GATE(XIN_OSC0_MIPIDSIPHY0_G, "xin_osc0_mipidsiphy0_g", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 3, GFLAGS),
> +	MUX(CLK_MIPIDSIPHY0_REF, "clk_mipidsiphy0_ref", clk_mipidsiphy0_ref_p, 0,
> +			RK3568_PMU_CLKSEL_CON(8), 2, 1, MFLAGS),
> +	GATE(XIN_OSC0_MIPIDSIPHY1_G, "xin_osc0_mipidsiphy1_g", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 4, GFLAGS),
> +	MUX(CLK_MIPIDSIPHY1_REF, "clk_mipidsiphy1_ref", clk_mipidsiphy1_ref_p, 0,
> +			RK3568_PMU_CLKSEL_CON(8), 3, 1, MFLAGS),
> +	COMPOSITE_NOMUX(CLK_WIFI_DIV, "clk_wifi_div", "clk_pdpmu", 0,
> +			RK3568_PMU_CLKSEL_CON(8), 8, 6, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(2), 5, GFLAGS),
> +	GATE(CLK_WIFI_OSC0, "clk_wifi_osc0", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 6, GFLAGS),
> +	MUX(CLK_WIFI, "clk_wifi", clk_wifi_p, CLK_SET_RATE_PARENT,
> +			RK3568_PMU_CLKSEL_CON(8), 15, 1, MFLAGS),
> +	COMPOSITE_NOMUX(CLK_PCIEPHY0_DIV, "clk_pciephy0_div", "ppll_ph0", 0,
> +			RK3568_PMU_CLKSEL_CON(9), 0, 3, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(2), 7, GFLAGS),
> +	GATE(CLK_PCIEPHY0_OSC0, "clk_pciephy0_osc0", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 8, GFLAGS),
> +	MUX(CLK_PCIEPHY0_REF, "clk_pciephy0_ref", clk_pciephy0_ref_p, CLK_SET_RATE_PARENT,
> +			RK3568_PMU_CLKSEL_CON(9), 3, 1, MFLAGS),
> +	COMPOSITE_NOMUX(CLK_PCIEPHY1_DIV, "clk_pciephy1_div", "ppll_ph0", 0,
> +			RK3568_PMU_CLKSEL_CON(9), 4, 3, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(2), 9, GFLAGS),
> +	GATE(CLK_PCIEPHY1_OSC0, "clk_pciephy1_osc0", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 10, GFLAGS),
> +	MUX(CLK_PCIEPHY1_REF, "clk_pciephy1_ref", clk_pciephy1_ref_p, CLK_SET_RATE_PARENT,
> +			RK3568_PMU_CLKSEL_CON(9), 7, 1, MFLAGS),
> +	COMPOSITE_NOMUX(CLK_PCIEPHY2_DIV, "clk_pciephy2_div", "ppll_ph0", 0,
> +			RK3568_PMU_CLKSEL_CON(9), 8, 3, DFLAGS,
> +			RK3568_PMU_CLKGATE_CON(2), 11, GFLAGS),
> +	GATE(CLK_PCIEPHY2_OSC0, "clk_pciephy2_osc0", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 12, GFLAGS),
> +	MUX(CLK_PCIEPHY2_REF, "clk_pciephy2_ref", clk_pciephy2_ref_p, CLK_SET_RATE_PARENT,
> +			RK3568_PMU_CLKSEL_CON(9), 11, 1, MFLAGS),
> +	GATE(CLK_PCIE30PHY_REF_M, "clk_pcie30phy_ref_m", "ppll_ph0", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 13, GFLAGS),
> +	GATE(CLK_PCIE30PHY_REF_N, "clk_pcie30phy_ref_n", "ppll_ph180", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 14, GFLAGS),
> +	GATE(XIN_OSC0_EDPPHY_G, "xin_osc0_edpphy_g", "xin24m", 0,
> +			RK3568_PMU_CLKGATE_CON(2), 15, GFLAGS),
> +	MUX(CLK_HDMI_REF, "clk_hdmi_ref", clk_hdmi_ref_p, 0,
> +			RK3568_PMU_CLKSEL_CON(8), 7, 1, MFLAGS),
> +};
> +
> +static const char *const rk3568_cru_critical_clocks[] __initconst = {
> +	"armclk",
> +	"pclk_core_pre",
> +	"aclk_bus",
> +	"pclk_bus",
> +	"aclk_top_high",
> +	"aclk_top_low",
> +	"hclk_top",
> +	"pclk_top",
> +	"aclk_perimid",
> +	"hclk_perimid",
> +	"aclk_secure_flash",
> +	"hclk_secure_flash",
> +	"aclk_core_niu2bus",
> +	"npll",
> +	"clk_optc_arb",
> +	"hclk_php",
> +	"pclk_php",
> +	"hclk_usb",
> +};
> +
> +static const char *const rk3568_pmucru_critical_clocks[] __initconst = {
> +	"pclk_pdpmu",
> +	"pclk_pmu",
> +	"clk_pmu",
> +};
> +
> +static void __init rk3568_pmu_clk_init(struct device_node *np)
> +{
> +	struct rockchip_clk_provider *ctx;
> +	void __iomem *reg_base;
> +
> +	reg_base = of_iomap(np, 0);
> +	if (!reg_base) {
> +		pr_err("%s: could not map cru pmu region\n", __func__);
> +		return;
> +	}
> +
> +	ctx = rockchip_clk_init(np, reg_base, CLKPMU_NR_CLKS);
> +	if (IS_ERR(ctx)) {
> +		pr_err("%s: rockchip pmu clk init failed\n", __func__);
> +		return;
> +	}
> +
> +	rockchip_clk_register_plls(ctx, rk3568_pmu_pll_clks,
> +				   ARRAY_SIZE(rk3568_pmu_pll_clks),
> +				   RK3568_GRF_SOC_STATUS0);
> +
> +	rockchip_clk_register_branches(ctx, rk3568_clk_pmu_branches,
> +				       ARRAY_SIZE(rk3568_clk_pmu_branches));
> +
> +	rockchip_register_softrst(np, 1, reg_base + RK3568_PMU_SOFTRST_CON(0),
> +				  ROCKCHIP_SOFTRST_HIWORD_MASK);
> +
> +	rockchip_clk_protect_critical(rk3568_pmucru_critical_clocks,
> +				      ARRAY_SIZE(rk3568_pmucru_critical_clocks));
> +
> +	rockchip_clk_of_add_provider(np, ctx);
> +}
> +
> +CLK_OF_DECLARE(rk3568_cru_pmu, "rockchip,rk3568-pmucru", rk3568_pmu_clk_init);
> +
> +static void __init rk3568_clk_init(struct device_node *np)
> +{
> +	struct rockchip_clk_provider *ctx;
> +	void __iomem *reg_base;
> +
> +	reg_base = of_iomap(np, 0);
> +	if (!reg_base) {
> +		pr_err("%s: could not map cru region\n", __func__);
> +		return;
> +	}
> +
> +	ctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);
> +	if (IS_ERR(ctx)) {
> +		pr_err("%s: rockchip clk init failed\n", __func__);
> +		iounmap(reg_base);
> +		return;
> +	}
> +
> +	rockchip_clk_register_plls(ctx, rk3568_pll_clks,
> +				   ARRAY_SIZE(rk3568_pll_clks),
> +				   RK3568_GRF_SOC_STATUS0);
> +
> +	rockchip_clk_register_armclk(ctx, ARMCLK, "armclk",
> +				     mux_armclk_p, ARRAY_SIZE(mux_armclk_p),
> +				     &rk3568_cpuclk_data, rk3568_cpuclk_rates,
> +				     ARRAY_SIZE(rk3568_cpuclk_rates));
> +
> +	rockchip_clk_register_branches(ctx, rk3568_clk_branches,
> +				       ARRAY_SIZE(rk3568_clk_branches));
> +
> +	rockchip_register_softrst(np, 30, reg_base + RK3568_SOFTRST_CON(0),
> +				  ROCKCHIP_SOFTRST_HIWORD_MASK);
> +
> +	rockchip_register_restart_notifier(ctx, RK3568_GLB_SRST_FST, NULL);
> +
> +	rockchip_clk_protect_critical(rk3568_cru_critical_clocks,
> +				      ARRAY_SIZE(rk3568_cru_critical_clocks));
> +
> +	rockchip_clk_of_add_provider(np, ctx);
> +}
> +
> +CLK_OF_DECLARE(rk3568_cru, "rockchip,rk3568-cru", rk3568_clk_init);
> +
> +struct clk_rk3568_inits {
> +	void (*inits)(struct device_node *np);
> +};
> +
> +static const struct clk_rk3568_inits clk_rk3568_pmucru_init = {
> +	.inits = rk3568_pmu_clk_init,
> +};
> +
> +static const struct clk_rk3568_inits clk_3568_cru_init = {
> +	.inits = rk3568_clk_init,
> +};
> +
> +static const struct of_device_id clk_rk3568_match_table[] = {
> +	{
> +		.compatible = "rockchip,rk3568-cru",
> +		.data = &clk_3568_cru_init,
> +	},  {
> +		.compatible = "rockchip,rk3568-pmucru",
> +		.data = &clk_rk3568_pmucru_init,
> +	},
> +	{ }
> +};
> +MODULE_DEVICE_TABLE(of, clk_rk3568_match_table);
> +
> +static int __init clk_rk3568_probe(struct platform_device *pdev)
> +{
> +	struct device_node *np = pdev->dev.of_node;
> +	const struct of_device_id *match;
> +	const struct clk_rk3568_inits *init_data;
> +
> +	match = of_match_device(clk_rk3568_match_table, &pdev->dev);
> +	if (!match || !match->data)
> +		return -EINVAL;
> +
> +	init_data = match->data;
> +	if (init_data->inits)
> +		init_data->inits(np);
> +
> +	return 0;
> +}
> +
> +static struct platform_driver clk_rk3568_driver = {
> +	.driver		= {
> +		.name	= "clk-rk3568",
> +		.of_match_table = clk_rk3568_match_table,
> +		.suppress_bind_attrs = true,
> +	},
> +};
> +builtin_platform_driver_probe(clk_rk3568_driver, clk_rk3568_probe);
> +
> +MODULE_DESCRIPTION("Rockchip RK3568 Clock Driver");
> +MODULE_LICENSE("GPL");
> +MODULE_ALIAS("platform:clk-rk3568");
> diff --git a/drivers/clk/rockchip/clk.h b/drivers/clk/rockchip/clk.h
> index 7e60ac810101..571cee7bbfdc 100644
> --- a/drivers/clk/rockchip/clk.h
> +++ b/drivers/clk/rockchip/clk.h
> @@ -188,6 +188,34 @@ struct clk;
>   #define RK3399_PMU_CLKGATE_CON(x)	((x) * 0x4 + 0x100)
>   #define RK3399_PMU_SOFTRST_CON(x)	((x) * 0x4 + 0x110)
>   
> +#define RK3568_PLL_CON(x)		RK2928_PLL_CON(x)
> +#define RK3568_MODE_CON0		0xc0
> +#define RK3568_MISC_CON0		0xc4
> +#define RK3568_MISC_CON1		0xc8
> +#define RK3568_MISC_CON2		0xcc
> +#define RK3568_GLB_CNT_TH		0xd0
> +#define RK3568_GLB_SRST_FST		0xd4
> +#define RK3568_GLB_SRST_SND		0xd8
> +#define RK3568_GLB_RST_CON		0xdc
> +#define RK3568_GLB_RST_ST		0xe0
> +#define RK3568_CLKSEL_CON(x)		((x) * 0x4 + 0x100)
> +#define RK3568_CLKGATE_CON(x)		((x) * 0x4 + 0x300)
> +#define RK3568_SOFTRST_CON(x)		((x) * 0x4 + 0x400)
> +#define RK3568_SDMMC0_CON0		0x580
> +#define RK3568_SDMMC0_CON1		0x584
> +#define RK3568_SDMMC1_CON0		0x588
> +#define RK3568_SDMMC1_CON1		0x58c
> +#define RK3568_SDMMC2_CON0		0x590
> +#define RK3568_SDMMC2_CON1		0x594
> +#define RK3568_EMMC_CON0		0x598
> +#define RK3568_EMMC_CON1		0x59c
> +
> +#define RK3568_PMU_PLL_CON(x)		RK2928_PLL_CON(x)
> +#define RK3568_PMU_MODE_CON0		0x80
> +#define RK3568_PMU_CLKSEL_CON(x)	((x) * 0x4 + 0x100)
> +#define RK3568_PMU_CLKGATE_CON(x)	((x) * 0x4 + 0x180)
> +#define RK3568_PMU_SOFTRST_CON(x)	((x) * 0x4 + 0x200)
> +
>   enum rockchip_pll_type {
>   	pll_rk3036,
>   	pll_rk3066,
> @@ -322,7 +350,7 @@ struct rockchip_cpuclk_clksel {
>   	u32 val;
>   };
>   
> -#define ROCKCHIP_CPUCLK_NUM_DIVIDERS	2
> +#define ROCKCHIP_CPUCLK_NUM_DIVIDERS	5
>   #define ROCKCHIP_CPUCLK_MAX_CORES	4
>   struct rockchip_cpuclk_rate_table {
>   	unsigned long prate;



_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

Re: [PATCH v3 4/4] clk: rockchip: add clock controller for rk3568

[Stephen Boyd]

Quoting Elaine Zhang (2021-02-28 22:47:49)
> Add the clock tree definition for the new rk3568 SoC.
> 
> Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
> ---
>  drivers/clk/rockchip/Kconfig      |    7 +
>  drivers/clk/rockchip/Makefile     |    1 +
>  drivers/clk/rockchip/clk-rk3568.c | 1726 +++++++++++++++++++++++++++++
>  drivers/clk/rockchip/clk.h        |   30 +-
>  4 files changed, 1763 insertions(+), 1 deletion(-)
>  create mode 100644 drivers/clk/rockchip/clk-rk3568.c
> 
> diff --git a/drivers/clk/rockchip/Kconfig b/drivers/clk/rockchip/Kconfig
> index effd05032e85..2e31901f4213 100644
> --- a/drivers/clk/rockchip/Kconfig
> +++ b/drivers/clk/rockchip/Kconfig
> @@ -85,4 +85,11 @@ config CLK_RK3399
>         default y
>         help
>           Build the driver for RK3399 Clock Driver.
> +
> +config CLK_RK3568
> +       tristate "Rockchip RK3568 clock controller support"
> +       depends on (ARM64 || COMPILE_TEST)

Drop parenthesis please.

> +       default y
> +       help
> +         Build the driver for RK3568 Clock Driver.
>  endif
> diff --git a/drivers/clk/rockchip/clk-rk3568.c b/drivers/clk/rockchip/clk-rk3568.c
> new file mode 100644
> index 000000000000..60913aa91897
> --- /dev/null
> +++ b/drivers/clk/rockchip/clk-rk3568.c
> @@ -0,0 +1,1726 @@
[...]
> +};
> +builtin_platform_driver_probe(clk_rk3568_driver, clk_rk3568_probe);
> +
> +MODULE_DESCRIPTION("Rockchip RK3568 Clock Driver");
> +MODULE_LICENSE("GPL");
> +MODULE_ALIAS("platform:clk-rk3568");

I think module alias does nothing?

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel