From: Marco Felsch <m.felsch@pengutronix.de>
To: Teresa Remmet <T.Remmet@phytec.de>
Cc: "hs@denx.de" <hs@denx.de>, "krzk@kernel.org" <krzk@kernel.org>,
"linux-imx@nxp.com" <linux-imx@nxp.com>,
"kernel@pengutronix.de" <kernel@pengutronix.de>,
"s.hauer@pengutronix.de" <s.hauer@pengutronix.de>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"shawnguo@kernel.org" <shawnguo@kernel.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"festevam@gmail.com" <festevam@gmail.com>,
"robh+dt@kernel.org" <robh+dt@kernel.org>
Subject: Re: [PATCH 2/2] arm64: imx8mp: imx8mp-phycore-som enable spi nor
Date: Mon, 8 Mar 2021 10:28:23 +0100 [thread overview]
Message-ID: <20210308092823.a3ffj4auysnoti6o@pengutronix.de> (raw)
In-Reply-To: <196131b90400b434931992ba5a9078828d1eaf2a.camel@phytec.de>
On 21-03-08 08:52, Teresa Remmet wrote:
> Hello Marco,
>
> Am Montag, den 08.03.2021, 09:40 +0100 schrieb Marco Felsch:
> > On 21-03-08 07:40, Heiko Schocher wrote:
> > > enable the mt25qu256aba spi nor on the imx8mp-phycore-som.
> > >
> > > Signed-off-by: Heiko Schocher <hs@denx.de>
> > > ---
> > >
> > > .../dts/freescale/imx8mp-phycore-som.dtsi | 27
> > > +++++++++++++++++++
> > > 1 file changed, 27 insertions(+)
> > >
> > > diff --git a/arch/arm64/boot/dts/freescale/imx8mp-phycore-som.dtsi
> > > b/arch/arm64/boot/dts/freescale/imx8mp-phycore-som.dtsi
> > > index 44a8c2337cee4..0284e7a5c6bba 100644
> > > --- a/arch/arm64/boot/dts/freescale/imx8mp-phycore-som.dtsi
> > > +++ b/arch/arm64/boot/dts/freescale/imx8mp-phycore-som.dtsi
> > > @@ -65,6 +65,22 @@ ethphy1: ethernet-phy@0 {
> > > };
> > > };
> > >
> > > +&flexspi {
> > > + pinctrl-names = "default";
> > > + pinctrl-0 = <&pinctrl_flexspi0>;
> > > + status = "okay";
> > > +
> > > + flash0: mt25qu256aba@0 {
> > > + reg = <0>;
> > > + #address-cells = <1>;
> > > + #size-cells = <1>;
> > > + compatible = "jedec,spi-nor";
> >
> > Please make the compatible the first property followed by the reg
> > property. Also you don't need to add the #size-cells and #address-
> > cells
> > now since you don't add a child node.
>
> but is this not similar to the label here? If you add partitions in the
> bootloader you need the cells properties?
If the bootloader will add partitions the bootloader can add the
size/address-cells too using the phandle. But this is more a nit.
Regards,
Marco
> Teresa
>
> >
> > Regards,
> > Marco
> >
> > > + spi-max-frequency = <80000000>;
> > > + spi-tx-bus-width = <4>;
> > > + spi-rx-bus-width = <4>;
> > > + };
> > > +};
> > > +
> > > &i2c1 {
> > > clock-frequency = <400000>;
> > > pinctrl-names = "default";
> > > @@ -217,6 +233,17 @@ MX8MP_IOMUXC_GPIO1_IO15__GPIO1_IO15
> > > 0x11
> > > >;
> > > };
> > >
> > > + pinctrl_flexspi0: flexspi0grp {
> > > + fsl,pins = <
> > > + MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK
> > > 0x1c2
> > > + MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B 0x8
> > > 2
> > > + MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00 0x8
> > > 2
> > > + MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01 0x8
> > > 2
> > > + MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02 0x8
> > > 2
> > > + MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03 0x8
> > > 2
> > > + >;
> > > + };
> > > +
> > > pinctrl_i2c1: i2c1grp {
> > > fsl,pins = <
> > > MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x4
> > > 00001c3
> > > --
> > > 2.29.2
> > >
> > >
> > >
--
Pengutronix e.K. | |
Steuerwalder Str. 21 | http://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-03-08 9:30 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-08 6:40 [PATCH 0/2] enable flexspi support on imx8mp Heiko Schocher
2021-03-08 6:40 ` [PATCH 1/2] arm64: dts: imx8mp: add flexspi node Heiko Schocher
2021-03-08 8:33 ` Marco Felsch
2021-03-08 6:40 ` [PATCH 2/2] arm64: imx8mp: imx8mp-phycore-som enable spi nor Heiko Schocher
2021-03-08 7:46 ` Teresa Remmet
2021-03-08 8:03 ` Marco Felsch
2021-03-08 8:40 ` Marco Felsch
2021-03-08 8:52 ` Teresa Remmet
2021-03-08 9:28 ` Marco Felsch [this message]
2021-03-08 9:55 ` Heiko Schocher
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210308092823.a3ffj4auysnoti6o@pengutronix.de \
--to=m.felsch@pengutronix.de \
--cc=T.Remmet@phytec.de \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=hs@denx.de \
--cc=kernel@pengutronix.de \
--cc=krzk@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).