From: Bhupesh Sharma <bhupesh.sharma@linaro.org>
To: linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org
Cc: bhupesh.sharma@linaro.org, bhupesh.linux@gmail.com,
lorenzo.pieralisi@arm.com, agross@kernel.org,
bjorn.andersson@linaro.org, svarbanov@mm-sol.com,
bhelgaas@google.com, linux-kernel@vger.kernel.org,
robh+dt@kernel.org, sboyd@kernel.org, mturquette@baylibre.com,
linux-clk@vger.kernel.org
Subject: [PATCH v3 0/7] Add PCIe support for SM8150 SoC
Date: Thu, 3 Mar 2022 02:00:38 +0530 [thread overview]
Message-ID: <20220302203045.184500-1-bhupesh.sharma@linaro.org> (raw)
Changes since v2:
-----------------
- v2 can be found here: https://lore.kernel.org/linux-arm-msm/20220301072511.117818-1-bhupesh.sharma@linaro.org/T/
- Fixed review comments from Dmitry and Bjorn.
- Modified [PATCH 3/7] from v1 to include gdsc driver structs and
support code for PCIe0 and PCIe1 (in addition to defines for the
same).
Changes since v1:
-----------------
- v1 can be found here: https://lore.kernel.org/linux-arm-msm/20220223192946.473172-1-bhupesh.sharma@linaro.org/T/
- Collected ACKs on [PATCH 1/7], [PATCH 2/7] and [PATCH 4/7] from Rob
and Dmitry.
- Broke down another separately sent out PATCH (see [1]), into a 3 patches (one each for emac, pci
and ufs gdsc defines) - one of which is carried as [PATCH 3/7]
in this series, which fixes a compilation error.
The rest of the gdsc defines have been sent out as separate patch(es).
[1]. https://patchwork.kernel.org/project/netdevbpf/patch/20220126221725.710167-4-bhupesh.sharma@linaro.org/
- Rob's bot reported a number of 'dtbs_check' errors with the v1 series,
which are been fixed with a separate series now (see [2]), to ease the
review of this series.
[2]. https://lore.kernel.org/linux-arm-msm/20220228123019.382037-1-bhupesh.sharma@linaro.org/T/
This series adds PCIe support for Qualcomm SM8150 SoC with relevant PHYs.
There are 2 PCIe instances on this SoC each with different PHYs. The PCIe
controller and PHYs are mostly compatible with the ones found on SM8250
SoC, hence the old drivers are modified to add the support.
This series has been tested on SA8155p ADP board with QCA6696 chipset connected
onboard.
Cc: Bjorn Andersson <bjorn.andersson@linaro.org>
Cc: Rob Herring <robh+dt@kernel.org>
Bhupesh Sharma (7):
dt-bindings: pci: qcom: Document PCIe bindings for SM8150 SoC
dt-bindings: phy: qcom,qmp: Add SM8150 PCIe PHY bindings
clk: qcom: gcc: Add PCIe0 and PCIe1 GDSC for SM8150
phy: qcom-qmp: Add SM8150 PCIe QMP PHYs
PCI: qcom: Add SM8150 SoC support
arm64: dts: qcom: sm8150: Add PCIe nodes
arm64: dts: qcom: sa8155: Enable PCIe nodes
.../devicetree/bindings/pci/qcom,pcie.txt | 5 +-
.../devicetree/bindings/phy/qcom,qmp-phy.yaml | 4 +
arch/arm64/boot/dts/qcom/sa8155p-adp.dts | 42 +++
arch/arm64/boot/dts/qcom/sm8150.dtsi | 243 ++++++++++++++++++
drivers/clk/qcom/gcc-sm8150.c | 20 ++
drivers/pci/controller/dwc/pcie-qcom.c | 8 +
drivers/phy/qualcomm/phy-qcom-qmp.c | 90 +++++++
include/dt-bindings/clock/qcom,gcc-sm8150.h | 2 +
8 files changed, 412 insertions(+), 2 deletions(-)
--
2.35.1
next reply other threads:[~2022-03-02 20:31 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-03-02 20:30 Bhupesh Sharma [this message]
2022-03-02 20:30 ` [PATCH v3 1/7] dt-bindings: pci: qcom: Document PCIe bindings for SM8150 SoC Bhupesh Sharma
2022-03-02 20:30 ` [PATCH v3 2/7] dt-bindings: phy: qcom,qmp: Add SM8150 PCIe PHY bindings Bhupesh Sharma
2022-03-02 20:30 ` [PATCH v3 3/7] clk: qcom: gcc: Add PCIe0 and PCIe1 GDSC for SM8150 Bhupesh Sharma
2022-03-02 20:30 ` [PATCH v3 4/7] phy: qcom-qmp: Add SM8150 PCIe QMP PHYs Bhupesh Sharma
2022-03-02 20:30 ` [PATCH v3 5/7] PCI: qcom: Add SM8150 SoC support Bhupesh Sharma
2022-03-24 20:52 ` Rob Herring
2022-03-02 20:30 ` [PATCH v3 6/7] arm64: dts: qcom: sm8150: Add PCIe nodes Bhupesh Sharma
2022-03-02 20:30 ` [PATCH v3 7/7] arm64: dts: qcom: sa8155: Enable " Bhupesh Sharma
2022-03-02 20:59 ` Dmitry Baryshkov
2022-03-03 6:09 ` Bhupesh Sharma
2022-03-08 22:31 ` Bjorn Andersson
2022-03-09 6:10 ` [PATCH v3 0/7] Add PCIe support for SM8150 SoC patchwork-bot+linux-arm-msm
2022-04-11 21:00 ` patchwork-bot+linux-arm-msm
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220302203045.184500-1-bhupesh.sharma@linaro.org \
--to=bhupesh.sharma@linaro.org \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bhupesh.linux@gmail.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mturquette@baylibre.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=svarbanov@mm-sol.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).