From: "A.s. Dong" <aisheng.dong@nxp.com>
To: "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>
Cc: "linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"sboyd@kernel.org" <sboyd@kernel.org>,
"mturquette@baylibre.com" <mturquette@baylibre.com>,
"shawnguo@kernel.org" <shawnguo@kernel.org>,
Fabio Estevam <fabio.estevam@nxp.com>,
dl-linux-imx <linux-imx@nxp.com>,
"kernel@pengutronix.de" <kernel@pengutronix.de>,
"A.s. Dong" <aisheng.dong@nxp.com>
Subject: [PATCH V4 06/11] clk: imx: scu: add scu clock gpr gate
Date: Sun, 14 Oct 2018 08:07:59 +0000 [thread overview]
Message-ID: <1539504194-28289-7-git-send-email-aisheng.dong@nxp.com> (raw)
In-Reply-To: <1539504194-28289-1-git-send-email-aisheng.dong@nxp.com>
Add scu based clock gpr gate. Unlike the normal scu gate, such
gates are controlled by GPR bits through SCU sc_misc_set_control
API.
Cc: Shawn Guo <shawnguo@kernel.org>
Cc: Sascha Hauer <kernel@pengutronix.de>
Cc: Fabio Estevam <fabio.estevam@nxp.com>
Cc: Stephen Boyd <sboyd@kernel.org>
Cc: Michael Turquette <mturquette@baylibre.com>
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
---
ChangeLog:
v3->v4:
* scu headfile path update
v2->v3:
* structure name and api usage update
v1->v2:
* no changes except update headfile name
---
drivers/clk/imx/scu/Makefile | 3 +-
drivers/clk/imx/scu/clk-gate-gpr-scu.c | 87 ++++++++++++++++++++++++++++++++++
drivers/clk/imx/scu/clk-scu.h | 9 ++++
3 files changed, 98 insertions(+), 1 deletion(-)
create mode 100644 drivers/clk/imx/scu/clk-gate-gpr-scu.c
diff --git a/drivers/clk/imx/scu/Makefile b/drivers/clk/imx/scu/Makefile
index 2abed17..25d3511 100644
--- a/drivers/clk/imx/scu/Makefile
+++ b/drivers/clk/imx/scu/Makefile
@@ -4,4 +4,5 @@ obj-$(CONFIG_MXC_CLK_SCU) += \
clk-scu.o \
clk-divider-scu.o \
clk-divider-gpr-scu.o \
- clk-gate-scu.o
+ clk-gate-scu.o \
+ clk-gate-gpr-scu.o
diff --git a/drivers/clk/imx/scu/clk-gate-gpr-scu.c b/drivers/clk/imx/scu/clk-gate-gpr-scu.c
new file mode 100644
index 0000000..fd2700e
--- /dev/null
+++ b/drivers/clk/imx/scu/clk-gate-gpr-scu.c
@@ -0,0 +1,87 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017~2018 NXP
+ * Dong Aisheng <aisheng.dong@nxp.com>
+ */
+
+#include <linux/clk-provider.h>
+#include <linux/err.h>
+#include <linux/io.h>
+#include <linux/slab.h>
+
+#include "clk-scu.h"
+
+struct clk_gate_gpr_scu {
+ struct clk_hw hw;
+ u32 rsrc_id;
+ u8 gpr_id;
+
+ /* default: enable 1 disable 0 */
+ bool invert;
+};
+
+#define to_clk_gate_gpr_scu(_hw) container_of(_hw, struct clk_gate_gpr_scu, hw)
+
+static int clk_gate_gpr_scu_enable(struct clk_hw *hw)
+{
+ struct clk_gate_gpr_scu *gate = to_clk_gate_gpr_scu(hw);
+ int ret;
+
+ ret = imx_sc_misc_set_control(ccm_ipc_handle, gate->rsrc_id,
+ gate->gpr_id, !gate->invert);
+ if (ret)
+ pr_err("%s: clk enable failed %d\n", clk_hw_get_name(hw), ret);
+
+ return ret;
+}
+
+static void clk_gate_gpr_scu_disable(struct clk_hw *hw)
+{
+ struct clk_gate_gpr_scu *gate = to_clk_gate_gpr_scu(hw);
+ int ret;
+
+ ret = imx_sc_misc_set_control(ccm_ipc_handle, gate->rsrc_id,
+ gate->gpr_id, gate->invert);
+ if (ret)
+ pr_err("%s: clk disable failed %d\n", clk_hw_get_name(hw), ret);
+}
+
+static const struct clk_ops clk_gate_gpr_scu_ops = {
+ .enable = clk_gate_gpr_scu_enable,
+ .disable = clk_gate_gpr_scu_disable,
+};
+
+struct clk_hw *clk_register_gate_gpr_scu(const char *name, const char *parent_name,
+ u32 rsrc_id, u8 gpr_id,
+ bool invert_flag)
+{
+ struct clk_gate_gpr_scu *gate;
+ struct clk_init_data init;
+ struct clk_hw *hw;
+ int ret;
+
+ gate = kzalloc(sizeof(*gate), GFP_KERNEL);
+ if (!gate)
+ return ERR_PTR(-ENOMEM);
+
+ gate->rsrc_id = rsrc_id;
+ gate->gpr_id = gpr_id;
+ gate->invert = invert_flag;
+
+ init.name = name;
+ init.ops = &clk_gate_gpr_scu_ops;
+ init.parent_names = parent_name ? &parent_name : NULL;
+ init.num_parents = parent_name ? 1 : 0;
+
+ gate->hw.init = &init;
+
+ hw = &gate->hw;
+ ret = clk_hw_register(NULL, hw);
+ if (ret) {
+ kfree(gate);
+ hw = ERR_PTR(ret);
+ }
+
+ return hw;
+}
diff --git a/drivers/clk/imx/scu/clk-scu.h b/drivers/clk/imx/scu/clk-scu.h
index 4ff7837..56338ca 100644
--- a/drivers/clk/imx/scu/clk-scu.h
+++ b/drivers/clk/imx/scu/clk-scu.h
@@ -59,4 +59,13 @@ static inline struct clk_hw *imx_clk_gate2_scu(const char *name, const char *par
return clk_register_gate2_scu(name, parent, 0, reg, bit_idx, hw_gate);
}
+struct clk_hw *clk_register_gate_gpr_scu(const char *name, const char *parent_name,
+ u32 rsrc_id, u8 gpr_id, bool invert_flag);
+
+static inline struct clk_hw *imx_clk_gate_gpr_scu(const char *name, const char *parent,
+ u32 rsrc_id, u8 gpr_id, bool invert_flag)
+{
+ return clk_register_gate_gpr_scu(name, parent, rsrc_id, gpr_id, invert_flag);
+}
+
#endif
--
2.7.4
next prev parent reply other threads:[~2018-10-14 8:08 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-10-14 8:07 [PATCH V4 00/11] clk: imx: add imx8qxp clock support A.s. Dong
2018-10-14 8:07 ` [PATCH V4 01/11] clk: imx: add configuration option for mmio clks A.s. Dong
2018-10-14 8:07 ` [PATCH V4 02/11] clk: imx: scu: add scu clock common part A.s. Dong
2018-10-16 21:31 ` Stephen Boyd
2018-10-17 9:11 ` A.s. Dong
2018-10-17 15:07 ` Stephen Boyd
2018-10-17 15:27 ` A.s. Dong
2018-10-14 8:07 ` [PATCH V4 03/11] clk: imx: scu: add scu clock divider A.s. Dong
2018-10-16 21:26 ` Stephen Boyd
2018-10-17 8:56 ` A.s. Dong
2018-10-17 15:17 ` Stephen Boyd
2018-10-17 15:45 ` A.s. Dong
2018-10-17 16:05 ` Stephen Boyd
2018-10-18 2:35 ` A.s. Dong
2018-10-14 8:07 ` [PATCH V4 04/11] clk: imx: scu: add scu clock gpr divider A.s. Dong
2018-10-16 21:27 ` Stephen Boyd
2018-10-17 9:03 ` A.s. Dong
2018-10-17 15:17 ` Stephen Boyd
2018-10-14 8:07 ` [PATCH V4 05/11] clk: imx: scu: add scu clock gate A.s. Dong
2018-10-15 7:32 ` Sascha Hauer
2018-10-15 9:17 ` A.s. Dong
2018-10-15 9:53 ` Sascha Hauer
2018-10-15 15:30 ` A.s. Dong
2018-10-16 21:18 ` Stephen Boyd
2018-10-17 7:28 ` A.s. Dong
2018-10-14 8:07 ` A.s. Dong [this message]
2018-10-14 8:08 ` [PATCH V4 07/11] clk: imx: scu: add scu clock mux A.s. Dong
2018-10-14 8:08 ` [PATCH V4 08/11] clk: imx: scu: add scu clock gpr mux A.s. Dong
2018-10-16 21:30 ` Stephen Boyd
2018-10-17 9:07 ` A.s. Dong
2018-10-17 15:18 ` Stephen Boyd
2018-10-14 8:08 ` [PATCH V4 09/11] clk: imx: add common imx_clk_hw_fixed functions A.s. Dong
2018-10-16 21:32 ` Stephen Boyd
2018-10-17 9:21 ` A.s. Dong
2018-10-17 15:18 ` Stephen Boyd
2018-10-14 8:08 ` [PATCH V4 10/11] clk: imx: add imx_check_clk_hws helper function A.s. Dong
2018-10-16 21:34 ` Stephen Boyd
2018-10-17 9:24 ` A.s. Dong
2018-10-14 8:08 ` [PATCH V4 11/11] clk: imx: add imx8qxp clk driver A.s. Dong
2018-10-16 21:38 ` Stephen Boyd
2018-10-17 9:43 ` A.s. Dong
2018-10-17 15:20 ` Stephen Boyd
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1539504194-28289-7-git-send-email-aisheng.dong@nxp.com \
--to=aisheng.dong@nxp.com \
--cc=fabio.estevam@nxp.com \
--cc=kernel@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-imx@nxp.com \
--cc=mturquette@baylibre.com \
--cc=sboyd@kernel.org \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).