linux-clk.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH v3 0/3] clk: add driver for the SiFive FU540 PRCI and PLLs it controls
@ 2019-04-11  8:26 Paul Walmsley
  2019-04-26  1:38 ` Stephen Boyd
  0 siblings, 1 reply; 4+ messages in thread
From: Paul Walmsley @ 2019-04-11  8:26 UTC (permalink / raw)
  To: linux-kernel, linux-riscv, linux-clk, devicetree, sboyd, mturquette
  Cc: Paul Walmsley

clk: add driver for the SiFive FU540 PRCI and PLLs it controls

Add a driver for the SiFive FU540 PRCI IP block, which handles clock and
some device reset control for the SiFive FU540 chip.  Also add a driver-
independent library for the Analog Bits Wide-Range PLL (WRPLL), used by
the PRCI driver to monitor and control the WRPLL instances on the FU540
chip.

Boot-tested on a SiFive HiFive Unleashed board, using BBL and the
open-source FSBL with a mainline-focused DTB.

This third version incorporates changes requested by Stephen Boyd
<sboyd@kernel.org> and Rob Herring <robh@kernel.org>.

This patch series is also available, along with the DT macro prerequisite
patch, at:

https://github.com/sifive/riscv-linux/tree/dev/paulw/prci-v5.1-rc4


- Paul


Paul Walmsley (3):
  clk: analogbits: add Wide-Range PLL library
  dt-bindings: clk: add documentation for the SiFive PRCI driver
  clk: sifive: add a driver for the SiFive FU540 PRCI IP block

 .../bindings/clock/sifive/fu540-prci.txt      |  46 ++
 MAINTAINERS                                   |   6 +
 drivers/clk/Kconfig                           |   2 +
 drivers/clk/Makefile                          |   2 +
 drivers/clk/analogbits/Kconfig                |   2 +
 drivers/clk/analogbits/Makefile               |   1 +
 drivers/clk/analogbits/wrpll-cln28hpc.c       | 360 ++++++++++
 drivers/clk/sifive/Kconfig                    |  18 +
 drivers/clk/sifive/Makefile                   |   1 +
 drivers/clk/sifive/fu540-prci.c               | 630 ++++++++++++++++++
 include/linux/clk/analogbits-wrpll-cln28hpc.h |  96 +++
 11 files changed, 1164 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/clock/sifive/fu540-prci.txt
 create mode 100644 drivers/clk/analogbits/Kconfig
 create mode 100644 drivers/clk/analogbits/Makefile
 create mode 100644 drivers/clk/analogbits/wrpll-cln28hpc.c
 create mode 100644 drivers/clk/sifive/Kconfig
 create mode 100644 drivers/clk/sifive/Makefile
 create mode 100644 drivers/clk/sifive/fu540-prci.c
 create mode 100644 include/linux/clk/analogbits-wrpll-cln28hpc.h

-- 
2.20.1


^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [PATCH v3 0/3] clk: add driver for the SiFive FU540 PRCI and PLLs it controls
  2019-04-11  8:26 [PATCH v3 0/3] clk: add driver for the SiFive FU540 PRCI and PLLs it controls Paul Walmsley
@ 2019-04-26  1:38 ` Stephen Boyd
  2019-04-26 17:01   ` Paul Walmsley
  0 siblings, 1 reply; 4+ messages in thread
From: Stephen Boyd @ 2019-04-26  1:38 UTC (permalink / raw)
  To: Paul Walmsley, devicetree, linux-clk, linux-kernel, linux-riscv,
	mturquette
  Cc: Paul Walmsley

Quoting Paul Walmsley (2019-04-11 01:26:16)
> clk: add driver for the SiFive FU540 PRCI and PLLs it controls
> 
> Add a driver for the SiFive FU540 PRCI IP block, which handles clock and
> some device reset control for the SiFive FU540 chip.  Also add a driver-
> independent library for the Analog Bits Wide-Range PLL (WRPLL), used by
> the PRCI driver to monitor and control the WRPLL instances on the FU540
> chip.
> 
> Boot-tested on a SiFive HiFive Unleashed board, using BBL and the
> open-source FSBL with a mainline-focused DTB.
> 
> This third version incorporates changes requested by Stephen Boyd
> <sboyd@kernel.org> and Rob Herring <robh@kernel.org>.
> 
> This patch series is also available, along with the DT macro prerequisite
> patch, at:

Can you please send the dt macro patch along with the rest of the
patches? I can't apply these patches and build them without it.
Typically the macro patch is part of the binding patch and Rob
acks/reviews it as one change. Then I pick that up and the clk driver
parts and they get pulled into whatever SoC tree is using the bindings
header with and those defines get merged up through some other path..

> 
> https://github.com/sifive/riscv-linux/tree/dev/paulw/prci-v5.1-rc4
> 

I suppose I'll go and fetch it from here manually.


^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [PATCH v3 0/3] clk: add driver for the SiFive FU540 PRCI and PLLs it controls
  2019-04-26  1:38 ` Stephen Boyd
@ 2019-04-26 17:01   ` Paul Walmsley
  2019-04-26 17:17     ` Stephen Boyd
  0 siblings, 1 reply; 4+ messages in thread
From: Paul Walmsley @ 2019-04-26 17:01 UTC (permalink / raw)
  To: Stephen Boyd
  Cc: Paul Walmsley, devicetree, linux-clk, linux-kernel, linux-riscv,
	mturquette

Hi Stephen,

On Thu, 25 Apr 2019, Stephen Boyd wrote:

> Quoting Paul Walmsley (2019-04-11 01:26:16)
> > clk: add driver for the SiFive FU540 PRCI and PLLs it controls
> > 
> > Add a driver for the SiFive FU540 PRCI IP block, which handles clock and
> > some device reset control for the SiFive FU540 chip.  Also add a driver-
> > independent library for the Analog Bits Wide-Range PLL (WRPLL), used by
> > the PRCI driver to monitor and control the WRPLL instances on the FU540
> > chip.
> > 
> > Boot-tested on a SiFive HiFive Unleashed board, using BBL and the
> > open-source FSBL with a mainline-focused DTB.
> > 
> > This third version incorporates changes requested by Stephen Boyd
> > <sboyd@kernel.org> and Rob Herring <robh@kernel.org>.
> > 
> > This patch series is also available, along with the DT macro prerequisite
> > patch, at:
> 
> Can you please send the dt macro patch along with the rest of the
> patches? I can't apply these patches and build them without it.

It's upstream now as commit 6ec4bae178d8 ("dt-bindings: clock: sifive: add 
FU540-C000 PRCI clock constants")

https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=6ec4bae178d8a1e9814eb3bfdd321b0475de0468


- Paul

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [PATCH v3 0/3] clk: add driver for the SiFive FU540 PRCI and PLLs it controls
  2019-04-26 17:01   ` Paul Walmsley
@ 2019-04-26 17:17     ` Stephen Boyd
  0 siblings, 0 replies; 4+ messages in thread
From: Stephen Boyd @ 2019-04-26 17:17 UTC (permalink / raw)
  To: Paul Walmsley
  Cc: Paul Walmsley, devicetree, linux-clk, linux-kernel, linux-riscv,
	mturquette

Quoting Paul Walmsley (2019-04-26 10:01:23)
> On Thu, 25 Apr 2019, Stephen Boyd wrote:
> > 
> > Can you please send the dt macro patch along with the rest of the
> > patches? I can't apply these patches and build them without it.
> 
> It's upstream now as commit 6ec4bae178d8 ("dt-bindings: clock: sifive: add 
> FU540-C000 PRCI clock constants")
> 
> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=6ec4bae178d8a1e9814eb3bfdd321b0475de0468
> 

Hmm ok. Thanks for the pointer.


^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2019-04-26 17:17 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-04-11  8:26 [PATCH v3 0/3] clk: add driver for the SiFive FU540 PRCI and PLLs it controls Paul Walmsley
2019-04-26  1:38 ` Stephen Boyd
2019-04-26 17:01   ` Paul Walmsley
2019-04-26 17:17     ` Stephen Boyd

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).