* [PATCH] clk: imx8mn: fix int pll clk gate
@ 2019-08-14 1:53 peng.fan
2019-08-16 18:02 ` Stephen Boyd
0 siblings, 1 reply; 4+ messages in thread
From: peng.fan @ 2019-08-14 1:53 UTC (permalink / raw)
To: mturquette, sboyd, shawnguo, s.hauer
Cc: kernel, festevam, linux-imx, Anson.Huang, abel.vesa, ping.bai,
peng.fan, linux-clk, linux-arm-kernel, linux-kernel
From: Peng Fan <peng.fan@nxp.com>
To Frac pll, the gate shift is 13, however to Int PLL the gate shift
is 11.
Cc: <stable@vger.kernel.org>
Fixes: 96d6392b54db ("clk: imx: Add support for i.MX8MN clock driver")
Signed-off-by: Peng Fan <peng.fan@nxp.com>
Reviewed-by: Jacky Bai <ping.bai@nxp.com>
---
drivers/clk/imx/clk-imx8mn.c | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c
index ecd1062f6847..c5838710e1d8 100644
--- a/drivers/clk/imx/clk-imx8mn.c
+++ b/drivers/clk/imx/clk-imx8mn.c
@@ -436,12 +436,12 @@ static int imx8mn_clocks_probe(struct platform_device *pdev)
clks[IMX8MN_AUDIO_PLL2_OUT] = imx_clk_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13);
clks[IMX8MN_VIDEO_PLL1_OUT] = imx_clk_gate("video_pll1_out", "video_pll1_bypass", base + 0x28, 13);
clks[IMX8MN_DRAM_PLL_OUT] = imx_clk_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13);
- clks[IMX8MN_GPU_PLL_OUT] = imx_clk_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 13);
- clks[IMX8MN_VPU_PLL_OUT] = imx_clk_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x74, 13);
- clks[IMX8MN_ARM_PLL_OUT] = imx_clk_gate("arm_pll_out", "arm_pll_bypass", base + 0x84, 13);
- clks[IMX8MN_SYS_PLL1_OUT] = imx_clk_gate("sys_pll1_out", "sys_pll1_bypass", base + 0x94, 13);
- clks[IMX8MN_SYS_PLL2_OUT] = imx_clk_gate("sys_pll2_out", "sys_pll2_bypass", base + 0x104, 13);
- clks[IMX8MN_SYS_PLL3_OUT] = imx_clk_gate("sys_pll3_out", "sys_pll3_bypass", base + 0x114, 13);
+ clks[IMX8MN_GPU_PLL_OUT] = imx_clk_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11);
+ clks[IMX8MN_VPU_PLL_OUT] = imx_clk_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x74, 11);
+ clks[IMX8MN_ARM_PLL_OUT] = imx_clk_gate("arm_pll_out", "arm_pll_bypass", base + 0x84, 11);
+ clks[IMX8MN_SYS_PLL1_OUT] = imx_clk_gate("sys_pll1_out", "sys_pll1_bypass", base + 0x94, 11);
+ clks[IMX8MN_SYS_PLL2_OUT] = imx_clk_gate("sys_pll2_out", "sys_pll2_bypass", base + 0x104, 11);
+ clks[IMX8MN_SYS_PLL3_OUT] = imx_clk_gate("sys_pll3_out", "sys_pll3_bypass", base + 0x114, 11);
/* SYS PLL fixed output */
clks[IMX8MN_SYS_PLL1_40M] = imx_clk_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20);
--
2.16.4
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PATCH] clk: imx8mn: fix int pll clk gate
2019-08-14 1:53 [PATCH] clk: imx8mn: fix int pll clk gate peng.fan
@ 2019-08-16 18:02 ` Stephen Boyd
2019-08-19 1:05 ` Peng Fan
0 siblings, 1 reply; 4+ messages in thread
From: Stephen Boyd @ 2019-08-16 18:02 UTC (permalink / raw)
To: mturquette, peng.fan, s.hauer, shawnguo
Cc: kernel, festevam, linux-imx, Anson.Huang, abel.vesa, ping.bai,
peng.fan, linux-clk, linux-arm-kernel, linux-kernel
Quoting peng.fan@nxp.com (2019-08-13 18:53:12)
> From: Peng Fan <peng.fan@nxp.com>
>
> To Frac pll, the gate shift is 13, however to Int PLL the gate shift
> is 11.
>
> Cc: <stable@vger.kernel.org>
> Fixes: 96d6392b54db ("clk: imx: Add support for i.MX8MN clock driver")
> Signed-off-by: Peng Fan <peng.fan@nxp.com>
> Reviewed-by: Jacky Bai <ping.bai@nxp.com>
> ---
This is a fix for a change in -next. Why is stable Cced?
^ permalink raw reply [flat|nested] 4+ messages in thread
* RE: [PATCH] clk: imx8mn: fix int pll clk gate
2019-08-16 18:02 ` Stephen Boyd
@ 2019-08-19 1:05 ` Peng Fan
2019-08-19 11:59 ` Shawn Guo
0 siblings, 1 reply; 4+ messages in thread
From: Peng Fan @ 2019-08-19 1:05 UTC (permalink / raw)
To: Stephen Boyd, mturquette, s.hauer, shawnguo
Cc: kernel, festevam, dl-linux-imx, Anson Huang, Abel Vesa,
Jacky Bai, linux-clk, linux-arm-kernel, linux-kernel
Hi Stephen,
> Subject: Re: [PATCH] clk: imx8mn: fix int pll clk gate
>
> Quoting peng.fan@nxp.com (2019-08-13 18:53:12)
> > From: Peng Fan <peng.fan@nxp.com>
> >
> > To Frac pll, the gate shift is 13, however to Int PLL the gate shift
> > is 11.
> >
> > Cc: <stable@vger.kernel.org>
> > Fixes: 96d6392b54db ("clk: imx: Add support for i.MX8MN clock driver")
> > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > Reviewed-by: Jacky Bai <ping.bai@nxp.com>
> > ---
>
> This is a fix for a change in -next. Why is stable Cced?
Sorry, that was added by mistaken. Should I resend v2 to drop it?
Thanks,
Peng.
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] clk: imx8mn: fix int pll clk gate
2019-08-19 1:05 ` Peng Fan
@ 2019-08-19 11:59 ` Shawn Guo
0 siblings, 0 replies; 4+ messages in thread
From: Shawn Guo @ 2019-08-19 11:59 UTC (permalink / raw)
To: Peng Fan
Cc: Stephen Boyd, mturquette, s.hauer, kernel, festevam,
dl-linux-imx, Anson Huang, Abel Vesa, Jacky Bai, linux-clk,
linux-arm-kernel, linux-kernel
On Mon, Aug 19, 2019 at 01:05:42AM +0000, Peng Fan wrote:
> Hi Stephen,
>
> > Subject: Re: [PATCH] clk: imx8mn: fix int pll clk gate
> >
> > Quoting peng.fan@nxp.com (2019-08-13 18:53:12)
> > > From: Peng Fan <peng.fan@nxp.com>
> > >
> > > To Frac pll, the gate shift is 13, however to Int PLL the gate shift
> > > is 11.
> > >
> > > Cc: <stable@vger.kernel.org>
> > > Fixes: 96d6392b54db ("clk: imx: Add support for i.MX8MN clock driver")
> > > Signed-off-by: Peng Fan <peng.fan@nxp.com>
> > > Reviewed-by: Jacky Bai <ping.bai@nxp.com>
> > > ---
> >
> > This is a fix for a change in -next. Why is stable Cced?
>
> Sorry, that was added by mistaken. Should I resend v2 to drop it?
Applied with both stable and Fixes tag dropped, as the commit ID is
unstable before it lands on mainline.
Shawn
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2019-08-19 11:59 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-08-14 1:53 [PATCH] clk: imx8mn: fix int pll clk gate peng.fan
2019-08-16 18:02 ` Stephen Boyd
2019-08-19 1:05 ` Peng Fan
2019-08-19 11:59 ` Shawn Guo
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).