* [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU)
@ 2019-02-12 17:50 ` Krzysztof Kozlowski
2019-02-12 17:50 ` [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order Krzysztof Kozlowski
` (4 more replies)
0 siblings, 5 replies; 11+ messages in thread
From: Krzysztof Kozlowski @ 2019-02-12 17:50 UTC (permalink / raw)
To: Rob Herring, Mark Rutland, Kukjin Kim, Krzysztof Kozlowski,
Sylwester Nawrocki, Tomasz Figa, Chanwoo Choi, Michael Turquette,
Stephen Boyd, devicetree, linux-arm-kernel, linux-samsung-soc,
linux-kernel, linux-clk
Hi,
The DTS patch depends on bindings header with clock ID. I will take it
through samsung-soc for consecutive release.
Best regards,
Krzysztof
Krzysztof Kozlowski (4):
dt-bindings: clock: exynos: Put CLK_UART3 in order
dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410
clk: samsung: exynos5410: Add gate clock for ADC
ARM: dts: exynos: Add ADC node to Exynos5410 and Odroid XU
arch/arm/boot/dts/exynos5410-odroidxu.dts | 5 +++++
arch/arm/boot/dts/exynos5410.dtsi | 6 ++++++
arch/arm/boot/dts/exynos5420.dtsi | 18 ++++++------------
arch/arm/boot/dts/exynos54xx.dtsi | 9 +++++++++
drivers/clk/samsung/clk-exynos5410.c | 1 +
include/dt-bindings/clock/exynos5410.h | 3 ++-
6 files changed, 29 insertions(+), 13 deletions(-)
--
2.17.1
^ permalink raw reply [flat|nested] 11+ messages in thread
* [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order
2019-02-12 17:50 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Krzysztof Kozlowski
@ 2019-02-12 17:50 ` Krzysztof Kozlowski
2019-02-13 7:04 ` Chanwoo Choi
2019-02-28 18:22 ` Rob Herring
2019-02-12 17:50 ` [PATCH 2/4] dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410 Krzysztof Kozlowski
` (3 subsequent siblings)
4 siblings, 2 replies; 11+ messages in thread
From: Krzysztof Kozlowski @ 2019-02-12 17:50 UTC (permalink / raw)
To: Rob Herring, Mark Rutland, Kukjin Kim, Krzysztof Kozlowski,
Sylwester Nawrocki, Tomasz Figa, Chanwoo Choi, Michael Turquette,
Stephen Boyd, devicetree, linux-arm-kernel, linux-samsung-soc,
linux-kernel, linux-clk
Order the CLK_UART3 by ID. No change in functionality.
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
---
include/dt-bindings/clock/exynos5410.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/include/dt-bindings/clock/exynos5410.h b/include/dt-bindings/clock/exynos5410.h
index f179eabbcdb7..5b911ede0534 100644
--- a/include/dt-bindings/clock/exynos5410.h
+++ b/include/dt-bindings/clock/exynos5410.h
@@ -36,6 +36,7 @@
#define CLK_UART0 257
#define CLK_UART1 258
#define CLK_UART2 259
+#define CLK_UART3 260
#define CLK_I2C0 261
#define CLK_I2C1 262
#define CLK_I2C2 263
@@ -44,7 +45,6 @@
#define CLK_USI1 266
#define CLK_USI2 267
#define CLK_USI3 268
-#define CLK_UART3 260
#define CLK_PWM 279
#define CLK_MCT 315
#define CLK_WDT 316
--
2.17.1
^ permalink raw reply related [flat|nested] 11+ messages in thread
* [PATCH 2/4] dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410
2019-02-12 17:50 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Krzysztof Kozlowski
2019-02-12 17:50 ` [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order Krzysztof Kozlowski
@ 2019-02-12 17:50 ` Krzysztof Kozlowski
2019-02-13 7:07 ` Chanwoo Choi
2019-02-28 18:23 ` Rob Herring
2019-02-12 17:50 ` [PATCH 3/4] clk: samsung: exynos5410: Add gate clock for ADC Krzysztof Kozlowski
` (2 subsequent siblings)
4 siblings, 2 replies; 11+ messages in thread
From: Krzysztof Kozlowski @ 2019-02-12 17:50 UTC (permalink / raw)
To: Rob Herring, Mark Rutland, Kukjin Kim, Krzysztof Kozlowski,
Sylwester Nawrocki, Tomasz Figa, Chanwoo Choi, Michael Turquette,
Stephen Boyd, devicetree, linux-arm-kernel, linux-samsung-soc,
linux-kernel, linux-clk
Add ID for TSADC clock to Exynos5410. Choose the same value of ID as in
Exynos5420 to make it simpler/compatible in future (although clock
driver code is not shared).
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
---
include/dt-bindings/clock/exynos5410.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/dt-bindings/clock/exynos5410.h b/include/dt-bindings/clock/exynos5410.h
index 5b911ede0534..86c2ad56c5ef 100644
--- a/include/dt-bindings/clock/exynos5410.h
+++ b/include/dt-bindings/clock/exynos5410.h
@@ -45,6 +45,7 @@
#define CLK_USI1 266
#define CLK_USI2 267
#define CLK_USI3 268
+#define CLK_TSADC 270
#define CLK_PWM 279
#define CLK_MCT 315
#define CLK_WDT 316
--
2.17.1
^ permalink raw reply related [flat|nested] 11+ messages in thread
* [PATCH 3/4] clk: samsung: exynos5410: Add gate clock for ADC
2019-02-12 17:50 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Krzysztof Kozlowski
2019-02-12 17:50 ` [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order Krzysztof Kozlowski
2019-02-12 17:50 ` [PATCH 2/4] dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410 Krzysztof Kozlowski
@ 2019-02-12 17:50 ` Krzysztof Kozlowski
2019-02-13 7:11 ` Chanwoo Choi
2019-02-12 17:50 ` [PATCH 4/4] ARM: dts: exynos: Add ADC node to Exynos5410 and Odroid XU Krzysztof Kozlowski
2019-03-26 14:56 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Sylwester Nawrocki
4 siblings, 1 reply; 11+ messages in thread
From: Krzysztof Kozlowski @ 2019-02-12 17:50 UTC (permalink / raw)
To: Rob Herring, Mark Rutland, Kukjin Kim, Krzysztof Kozlowski,
Sylwester Nawrocki, Tomasz Figa, Chanwoo Choi, Michael Turquette,
Stephen Boyd, devicetree, linux-arm-kernel, linux-samsung-soc,
linux-kernel, linux-clk
Add the gate clock for ADC block on Exynos5410.
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
---
drivers/clk/samsung/clk-exynos5410.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/clk/samsung/clk-exynos5410.c b/drivers/clk/samsung/clk-exynos5410.c
index 0a0b09591e6f..b2da2c8fa0c7 100644
--- a/drivers/clk/samsung/clk-exynos5410.c
+++ b/drivers/clk/samsung/clk-exynos5410.c
@@ -209,6 +209,7 @@ static const struct samsung_gate_clock exynos5410_gate_clks[] __initconst = {
GATE(CLK_USI1, "usi1", "aclk66", GATE_IP_PERIC, 11, 0, 0),
GATE(CLK_USI2, "usi2", "aclk66", GATE_IP_PERIC, 12, 0, 0),
GATE(CLK_USI3, "usi3", "aclk66", GATE_IP_PERIC, 13, 0, 0),
+ GATE(CLK_TSADC, "tsadc", "aclk66", GATE_IP_PERIC, 15, 0, 0),
GATE(CLK_PWM, "pwm", "aclk66", GATE_IP_PERIC, 24, 0, 0),
GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
--
2.17.1
^ permalink raw reply related [flat|nested] 11+ messages in thread
* [PATCH 4/4] ARM: dts: exynos: Add ADC node to Exynos5410 and Odroid XU
2019-02-12 17:50 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Krzysztof Kozlowski
` (2 preceding siblings ...)
2019-02-12 17:50 ` [PATCH 3/4] clk: samsung: exynos5410: Add gate clock for ADC Krzysztof Kozlowski
@ 2019-02-12 17:50 ` Krzysztof Kozlowski
2019-03-26 14:56 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Sylwester Nawrocki
4 siblings, 0 replies; 11+ messages in thread
From: Krzysztof Kozlowski @ 2019-02-12 17:50 UTC (permalink / raw)
To: Rob Herring, Mark Rutland, Kukjin Kim, Krzysztof Kozlowski,
Sylwester Nawrocki, Tomasz Figa, Chanwoo Choi, Michael Turquette,
Stephen Boyd, devicetree, linux-arm-kernel, linux-samsung-soc,
linux-kernel, linux-clk
Move the ADC from exynos5420.dtsi to a shared file between Exynos5410 and
Exynos542x: exynos54xx.dtsi. Enable the ADC on Odroid XU board.
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
---
arch/arm/boot/dts/exynos5410-odroidxu.dts | 5 +++++
arch/arm/boot/dts/exynos5410.dtsi | 6 ++++++
arch/arm/boot/dts/exynos5420.dtsi | 18 ++++++------------
arch/arm/boot/dts/exynos54xx.dtsi | 9 +++++++++
4 files changed, 26 insertions(+), 12 deletions(-)
diff --git a/arch/arm/boot/dts/exynos5410-odroidxu.dts b/arch/arm/boot/dts/exynos5410-odroidxu.dts
index 434a7591ff63..282600a1e08d 100644
--- a/arch/arm/boot/dts/exynos5410-odroidxu.dts
+++ b/arch/arm/boot/dts/exynos5410-odroidxu.dts
@@ -87,6 +87,11 @@
};
};
+&adc {
+ vdd-supply = <&ldo10_reg>;
+ status = "okay";
+};
+
&audi2s0 {
status = "okay";
};
diff --git a/arch/arm/boot/dts/exynos5410.dtsi b/arch/arm/boot/dts/exynos5410.dtsi
index 57fc9c949e54..e6f78b1cee7c 100644
--- a/arch/arm/boot/dts/exynos5410.dtsi
+++ b/arch/arm/boot/dts/exynos5410.dtsi
@@ -260,6 +260,12 @@
};
};
+&adc {
+ clocks = <&clock CLK_TSADC>;
+ clock-names = "adc";
+ samsung,syscon-phandle = <&pmu_system_controller>;
+};
+
&arm_a15_pmu {
interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
status = "okay";
diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi
index aaff15880761..149badfca74d 100644
--- a/arch/arm/boot/dts/exynos5420.dtsi
+++ b/arch/arm/boot/dts/exynos5420.dtsi
@@ -548,18 +548,6 @@
status = "disabled";
};
- adc: adc@12d10000 {
- compatible = "samsung,exynos-adc-v2";
- reg = <0x12D10000 0x100>;
- interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clock CLK_TSADC>;
- clock-names = "adc";
- #io-channel-cells = <1>;
- io-channel-ranges;
- samsung,syscon-phandle = <&pmu_system_controller>;
- status = "disabled";
- };
-
hsi2c_8: i2c@12e00000 {
compatible = "samsung,exynos5250-hsi2c";
reg = <0x12E00000 0x1000>;
@@ -1363,6 +1351,12 @@
};
};
+&adc {
+ clocks = <&clock CLK_TSADC>;
+ clock-names = "adc";
+ samsung,syscon-phandle = <&pmu_system_controller>;
+};
+
&dp {
clocks = <&clock CLK_DP1>;
clock-names = "dp";
diff --git a/arch/arm/boot/dts/exynos54xx.dtsi b/arch/arm/boot/dts/exynos54xx.dtsi
index de26e5ee0d2d..e21ed6eb6c4c 100644
--- a/arch/arm/boot/dts/exynos54xx.dtsi
+++ b/arch/arm/boot/dts/exynos54xx.dtsi
@@ -96,6 +96,15 @@
interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
};
+ adc: adc@12d10000 {
+ compatible = "samsung,exynos-adc-v2";
+ reg = <0x12d10000 0x100>;
+ interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
+ #io-channel-cells = <1>;
+ io-channel-ranges;
+ status = "disabled";
+ };
+
/* i2c_0-3 are defined in exynos5.dtsi */
hsi2c_4: i2c@12ca0000 {
compatible = "samsung,exynos5250-hsi2c";
--
2.17.1
^ permalink raw reply related [flat|nested] 11+ messages in thread
* Re: [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order
2019-02-12 17:50 ` [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order Krzysztof Kozlowski
@ 2019-02-13 7:04 ` Chanwoo Choi
2019-02-28 18:22 ` Rob Herring
1 sibling, 0 replies; 11+ messages in thread
From: Chanwoo Choi @ 2019-02-13 7:04 UTC (permalink / raw)
To: Krzysztof Kozlowski, Rob Herring, Mark Rutland, Kukjin Kim,
Sylwester Nawrocki, Tomasz Figa, Michael Turquette, Stephen Boyd,
devicetree, linux-arm-kernel, linux-samsung-soc, linux-kernel,
linux-clk
Hi,
On 19. 2. 13. 오전 2:50, Krzysztof Kozlowski wrote:
> Order the CLK_UART3 by ID. No change in functionality.
>
> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
> ---
> include/dt-bindings/clock/exynos5410.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/include/dt-bindings/clock/exynos5410.h b/include/dt-bindings/clock/exynos5410.h
> index f179eabbcdb7..5b911ede0534 100644
> --- a/include/dt-bindings/clock/exynos5410.h
> +++ b/include/dt-bindings/clock/exynos5410.h
> @@ -36,6 +36,7 @@
> #define CLK_UART0 257
> #define CLK_UART1 258
> #define CLK_UART2 259
> +#define CLK_UART3 260
> #define CLK_I2C0 261
> #define CLK_I2C1 262
> #define CLK_I2C2 263
> @@ -44,7 +45,6 @@
> #define CLK_USI1 266
> #define CLK_USI2 267
> #define CLK_USI3 268
> -#define CLK_UART3 260
> #define CLK_PWM 279
> #define CLK_MCT 315
> #define CLK_WDT 316
>
Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
--
Best Regards,
Chanwoo Choi
Samsung Electronics
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH 2/4] dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410
2019-02-12 17:50 ` [PATCH 2/4] dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410 Krzysztof Kozlowski
@ 2019-02-13 7:07 ` Chanwoo Choi
2019-02-28 18:23 ` Rob Herring
1 sibling, 0 replies; 11+ messages in thread
From: Chanwoo Choi @ 2019-02-13 7:07 UTC (permalink / raw)
To: Krzysztof Kozlowski, Rob Herring, Mark Rutland, Kukjin Kim,
Sylwester Nawrocki, Tomasz Figa, Michael Turquette, Stephen Boyd,
devicetree, linux-arm-kernel, linux-samsung-soc, linux-kernel,
linux-clk
Hi,
On 19. 2. 13. 오전 2:50, Krzysztof Kozlowski wrote:
> Add ID for TSADC clock to Exynos5410. Choose the same value of ID as in
> Exynos5420 to make it simpler/compatible in future (although clock
> driver code is not shared).
>
> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
> ---
> include/dt-bindings/clock/exynos5410.h | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/include/dt-bindings/clock/exynos5410.h b/include/dt-bindings/clock/exynos5410.h
> index 5b911ede0534..86c2ad56c5ef 100644
> --- a/include/dt-bindings/clock/exynos5410.h
> +++ b/include/dt-bindings/clock/exynos5410.h
> @@ -45,6 +45,7 @@
> #define CLK_USI1 266
> #define CLK_USI2 267
> #define CLK_USI3 268
> +#define CLK_TSADC 270
> #define CLK_PWM 279
> #define CLK_MCT 315
> #define CLK_WDT 316
>
Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
--
Best Regards,
Chanwoo Choi
Samsung Electronics
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH 3/4] clk: samsung: exynos5410: Add gate clock for ADC
2019-02-12 17:50 ` [PATCH 3/4] clk: samsung: exynos5410: Add gate clock for ADC Krzysztof Kozlowski
@ 2019-02-13 7:11 ` Chanwoo Choi
0 siblings, 0 replies; 11+ messages in thread
From: Chanwoo Choi @ 2019-02-13 7:11 UTC (permalink / raw)
To: Krzysztof Kozlowski, Rob Herring, Mark Rutland, Kukjin Kim,
Sylwester Nawrocki, Tomasz Figa, Michael Turquette, Stephen Boyd,
devicetree, linux-arm-kernel, linux-samsung-soc, linux-kernel,
linux-clk
Hi,
On 19. 2. 13. 오전 2:50, Krzysztof Kozlowski wrote:
> Add the gate clock for ADC block on Exynos5410.
>
> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
> ---
> drivers/clk/samsung/clk-exynos5410.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/clk/samsung/clk-exynos5410.c b/drivers/clk/samsung/clk-exynos5410.c
> index 0a0b09591e6f..b2da2c8fa0c7 100644
> --- a/drivers/clk/samsung/clk-exynos5410.c
> +++ b/drivers/clk/samsung/clk-exynos5410.c
> @@ -209,6 +209,7 @@ static const struct samsung_gate_clock exynos5410_gate_clks[] __initconst = {
> GATE(CLK_USI1, "usi1", "aclk66", GATE_IP_PERIC, 11, 0, 0),
> GATE(CLK_USI2, "usi2", "aclk66", GATE_IP_PERIC, 12, 0, 0),
> GATE(CLK_USI3, "usi3", "aclk66", GATE_IP_PERIC, 13, 0, 0),
> + GATE(CLK_TSADC, "tsadc", "aclk66", GATE_IP_PERIC, 15, 0, 0),
> GATE(CLK_PWM, "pwm", "aclk66", GATE_IP_PERIC, 24, 0, 0),
>
> GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
>
I checked it on Exynos5410 TRM. Looks good to me.
Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
--
Best Regards,
Chanwoo Choi
Samsung Electronics
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order
2019-02-12 17:50 ` [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order Krzysztof Kozlowski
2019-02-13 7:04 ` Chanwoo Choi
@ 2019-02-28 18:22 ` Rob Herring
1 sibling, 0 replies; 11+ messages in thread
From: Rob Herring @ 2019-02-28 18:22 UTC (permalink / raw)
To: Krzysztof Kozlowski
Cc: devicetree, linux-arm-kernel, linux-samsung-soc, linux-kernel, linux-clk
On Tue, 12 Feb 2019 18:50:49 +0100, Krzysztof Kozlowski wrote:
> Order the CLK_UART3 by ID. No change in functionality.
>
> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
> ---
> include/dt-bindings/clock/exynos5410.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH 2/4] dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410
2019-02-12 17:50 ` [PATCH 2/4] dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410 Krzysztof Kozlowski
2019-02-13 7:07 ` Chanwoo Choi
@ 2019-02-28 18:23 ` Rob Herring
1 sibling, 0 replies; 11+ messages in thread
From: Rob Herring @ 2019-02-28 18:23 UTC (permalink / raw)
To: Krzysztof Kozlowski
Cc: devicetree, linux-arm-kernel, linux-samsung-soc, linux-kernel, linux-clk
On Tue, 12 Feb 2019 18:50:50 +0100, Krzysztof Kozlowski wrote:
> Add ID for TSADC clock to Exynos5410. Choose the same value of ID as in
> Exynos5420 to make it simpler/compatible in future (although clock
> driver code is not shared).
>
> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
> ---
> include/dt-bindings/clock/exynos5410.h | 1 +
> 1 file changed, 1 insertion(+)
>
Reviewed-by: Rob Herring <robh@kernel.org>
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU)
2019-02-12 17:50 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Krzysztof Kozlowski
` (3 preceding siblings ...)
2019-02-12 17:50 ` [PATCH 4/4] ARM: dts: exynos: Add ADC node to Exynos5410 and Odroid XU Krzysztof Kozlowski
@ 2019-03-26 14:56 ` Sylwester Nawrocki
4 siblings, 0 replies; 11+ messages in thread
From: Sylwester Nawrocki @ 2019-03-26 14:56 UTC (permalink / raw)
To: Krzysztof Kozlowski
Cc: Rob Herring, Mark Rutland, Kukjin Kim, Tomasz Figa, Chanwoo Choi,
Michael Turquette, Stephen Boyd, devicetree, linux-arm-kernel,
linux-samsung-soc, linux-kernel, linux-clk
On 2/12/19 18:50, Krzysztof Kozlowski wrote:
> The DTS patch depends on bindings header with clock ID. I will take it
> through samsung-soc for consecutive release.
> Krzysztof Kozlowski (4):
> dt-bindings: clock: exynos: Put CLK_UART3 in order
> dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410
> clk: samsung: exynos5410: Add gate clock for ADC
> ARM: dts: exynos: Add ADC node to Exynos5410 and Odroid XU
I have applied first 3 patches to clk/samsung tree, thanks!
With prefix in summary line of the first 2 commits changed to
"clk: samsung: dt-bindings:".
--
Regards
Sylwester
^ permalink raw reply [flat|nested] 11+ messages in thread
end of thread, other threads:[~2019-03-26 14:56 UTC | newest]
Thread overview: 11+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
[not found] <CGME20190212175145epcas4p1760db3c6a3e2497528925d081c12cecc@epcas4p1.samsung.com>
2019-02-12 17:50 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Krzysztof Kozlowski
2019-02-12 17:50 ` [PATCH 1/4] dt-bindings: clock: exynos: Put CLK_UART3 in order Krzysztof Kozlowski
2019-02-13 7:04 ` Chanwoo Choi
2019-02-28 18:22 ` Rob Herring
2019-02-12 17:50 ` [PATCH 2/4] dt-bindings: clock: exynos: Add ADC clock ID to Exynos5410 Krzysztof Kozlowski
2019-02-13 7:07 ` Chanwoo Choi
2019-02-28 18:23 ` Rob Herring
2019-02-12 17:50 ` [PATCH 3/4] clk: samsung: exynos5410: Add gate clock for ADC Krzysztof Kozlowski
2019-02-13 7:11 ` Chanwoo Choi
2019-02-12 17:50 ` [PATCH 4/4] ARM: dts: exynos: Add ADC node to Exynos5410 and Odroid XU Krzysztof Kozlowski
2019-03-26 14:56 ` [PATCH 0/4] clk/ARM: exynos: Add ADC to Exynos5410 (Odroid XU) Sylwester Nawrocki
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).