devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH 0/7] Initial Allwinner H6 support
@ 2018-01-06  4:18 Icenowy Zheng
       [not found] ` <20180106041813.46256-1-icenowy-h8G6r0blFSE@public.gmane.org>
  0 siblings, 1 reply; 3+ messages in thread
From: Icenowy Zheng @ 2018-01-06  4:18 UTC (permalink / raw)
  To: Rob Herring, Maxime Ripard, Chen-Yu Tsai, Linus Walleij
  Cc: linux-clk, devicetree, linux-arm-kernel, linux-kernel,
	linux-gpio, linux-sunxi, Icenowy Zheng

This patchset adds initial support for the Allwinner H6 SoC.

It's quite different from earlier Allwinner SoCs. For example, the
memory map is refactored, and the CCU is rearranged. It's also the first
Allwinner SoC with PCI Express interface, and the second one with USB
3.0 (the first one is A80).

This patchset adds the most basical support for it, including the main pin
controller, the main CCU and the basical device tree.

Icenowy Zheng (7):
  pinctrl: sunxi: add support for pin controllers without bus gate
  pinctrl: sunxi: support pin controllers with holes among IRQ banks
  pinctrl: sunxi: add support for the Allwinner H6 main pin controller
  clk: sunxi-ng: Support fixed post-dividers on NKMP style clocks
  clk: sunxi-ng: add support for the Allwinner H6 CCU
  arm64: allwinner: h6: add the basical Allwinner H6 DTSI file
  arm64: allwinner: h6: add support for Pine H64 board

 .../devicetree/bindings/clock/sunxi-ccu.txt        |    1 +
 .../bindings/pinctrl/allwinner,sunxi-pinctrl.txt   |    4 +-
 arch/arm64/boot/dts/allwinner/Makefile             |    1 +
 .../boot/dts/allwinner/sun50i-h6-pine-h64.dts      |   66 ++
 arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi       |  214 ++++
 drivers/clk/sunxi-ng/Kconfig                       |    5 +
 drivers/clk/sunxi-ng/Makefile                      |    1 +
 drivers/clk/sunxi-ng/ccu-sun50i-h6.c               | 1206 ++++++++++++++++++++
 drivers/clk/sunxi-ng/ccu-sun50i-h6.h               |   63 +
 drivers/clk/sunxi-ng/ccu_nkmp.c                    |   20 +-
 drivers/clk/sunxi-ng/ccu_nkmp.h                    |    2 +
 drivers/pinctrl/sunxi/Kconfig                      |    4 +
 drivers/pinctrl/sunxi/Makefile                     |    1 +
 drivers/pinctrl/sunxi/pinctrl-sun50i-h6.c          |  679 +++++++++++
 drivers/pinctrl/sunxi/pinctrl-sun8i-a33.c          |    4 +-
 drivers/pinctrl/sunxi/pinctrl-sun8i-v3s.c          |    4 +-
 drivers/pinctrl/sunxi/pinctrl-sunxi.c              |   46 +-
 drivers/pinctrl/sunxi/pinctrl-sunxi.h              |   42 +-
 include/dt-bindings/clock/sun50i-h6-ccu.h          |  159 +++
 include/dt-bindings/reset/sun50i-h6-ccu.h          |  110 ++
 20 files changed, 2595 insertions(+), 37 deletions(-)
 create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-h6-pine-h64.dts
 create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
 create mode 100644 drivers/clk/sunxi-ng/ccu-sun50i-h6.c
 create mode 100644 drivers/clk/sunxi-ng/ccu-sun50i-h6.h
 create mode 100644 drivers/pinctrl/sunxi/pinctrl-sun50i-h6.c
 create mode 100644 include/dt-bindings/clock/sun50i-h6-ccu.h
 create mode 100644 include/dt-bindings/reset/sun50i-h6-ccu.h

-- 
2.14.2


^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH 0/7] Initial Allwinner H6 support
       [not found] ` <20180106041813.46256-1-icenowy-h8G6r0blFSE@public.gmane.org>
@ 2018-01-11  9:36   ` Linus Walleij
  2018-01-11  9:38     ` [linux-sunxi] " Icenowy Zheng
  0 siblings, 1 reply; 3+ messages in thread
From: Linus Walleij @ 2018-01-11  9:36 UTC (permalink / raw)
  To: Icenowy Zheng, Maxime Ripard, Chen-Yu Tsai
  Cc: Rob Herring, linux-clk,
	open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS,
	Linux ARM, linux-kernel-u79uwXL29TY76Z2rM5mHXA,
	linux-gpio-u79uwXL29TY76Z2rM5mHXA, linux-sunxi

On Sat, Jan 6, 2018 at 5:18 AM, Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org> wrote:

> This patchset adds initial support for the Allwinner H6 SoC.

Can I apply the pin control patches without the clock patches?

Also waiting for Maxime and/or Chen-Yu to provide some review
before merging this.

Yours,
Linus Walleij

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [linux-sunxi] Re: [PATCH 0/7] Initial Allwinner H6 support
  2018-01-11  9:36   ` Linus Walleij
@ 2018-01-11  9:38     ` Icenowy Zheng
  0 siblings, 0 replies; 3+ messages in thread
From: Icenowy Zheng @ 2018-01-11  9:38 UTC (permalink / raw)
  To: linux-sunxi, linus.walleij
  Cc: Maxime Ripard, Chen-Yu Tsai, Rob Herring, linux-clk,
	open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS,
	Linux ARM, linux-kernel, linux-gpio

在 2018年1月11日星期四 CST 下午5:36:39,Linus Walleij 写道:
> On Sat, Jan 6, 2018 at 5:18 AM, Icenowy Zheng <icenowy@aosc.io> wrote:
> > This patchset adds initial support for the Allwinner H6 SoC.
> 
> Can I apply the pin control patches without the clock patches?

I think it's OK.

Note: on H6 now the pin controller do not depend on
the CCU at all -- it only needs two oscillators now.

> 
> Also waiting for Maxime and/or Chen-Yu to provide some review
> before merging this.
> 
> Yours,
> Linus Walleij



^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2018-01-11  9:38 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2018-01-06  4:18 [PATCH 0/7] Initial Allwinner H6 support Icenowy Zheng
     [not found] ` <20180106041813.46256-1-icenowy-h8G6r0blFSE@public.gmane.org>
2018-01-11  9:36   ` Linus Walleij
2018-01-11  9:38     ` [linux-sunxi] " Icenowy Zheng

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).