* [PATCH v3 0/8] MIPS: add support for the Microsemi MIPS SoCs @ 2018-01-16 10:12 Alexandre Belloni 2018-01-16 10:12 ` [PATCH v3 1/8] dt-bindings: mips: Add bindings for Microsemi SoCs Alexandre Belloni 2018-01-16 10:12 ` [PATCH v3 2/8] dt-bindings: power: reset: Document ocelot-reset binding Alexandre Belloni 0 siblings, 2 replies; 7+ messages in thread From: Alexandre Belloni @ 2018-01-16 10:12 UTC (permalink / raw) To: James Hogan, Ralf Baechle Cc: linux-mips-6z/3iImG2C8G8FEW9MqTrA, linux-kernel-u79uwXL29TY76Z2rM5mHXA, Alexandre Belloni, Rob Herring, devicetree-u79uwXL29TY76Z2rM5mHXA, Sebastian Reichel, linux-pm-u79uwXL29TY76Z2rM5mHXA Hi, This patch series adds initial support for the Microsemi MIPS SoCs. It is currently focusing on the Microsemi Ocelot (VSC7513, VSC7514). It also adds support for the reset controller. This produces a kernel that can boot to the console. This is a single series for reference but the reset driver can be taken separately. Changes in v3: - removed the pinctrl driver as it has already been taken - removed the irqchip driver as the bindings have been acked and will not change - changed the reset controller bindings following Rob's review Changes in v2: - removed the wildcard in MAINAINERS - corrected the Cc list - added proper documentation for both syscons - removed the mscc,cpucontrol property - updated the ranges property in the ocelot dtsi Cc: Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org> Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org Cc: Sebastian Reichel <sre-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org> Cc: linux-pm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org Alexandre Belloni (8): dt-bindings: mips: Add bindings for Microsemi SoCs dt-bindings: power: reset: Document ocelot-reset binding power: reset: Add a driver for the Microsemi Ocelot reset MIPS: mscc: Add initial support for Microsemi MIPS SoCs MIPS: mscc: add ocelot dtsi MIPS: mscc: add ocelot PCB123 device tree MIPS: defconfigs: add a defconfig for Microsemi SoCs MAINTAINERS: Add entry for Microsemi MIPS SoCs Documentation/devicetree/bindings/mips/mscc.txt | 44 +++++++++ .../bindings/power/reset/ocelot-reset.txt | 14 +++ MAINTAINERS | 7 ++ arch/mips/Kbuild.platforms | 1 + arch/mips/Kconfig | 24 +++++ arch/mips/boot/dts/Makefile | 1 + arch/mips/boot/dts/mscc/Makefile | 6 ++ arch/mips/boot/dts/mscc/ocelot.dtsi | 110 +++++++++++++++++++++ arch/mips/boot/dts/mscc/ocelot_pcb123.dts | 27 +++++ arch/mips/configs/mscc_defconfig | 84 ++++++++++++++++ arch/mips/mscc/Makefile | 11 +++ arch/mips/mscc/Platform | 12 +++ arch/mips/mscc/setup.c | 106 ++++++++++++++++++++ drivers/power/reset/Kconfig | 7 ++ drivers/power/reset/Makefile | 1 + drivers/power/reset/ocelot-reset.c | 88 +++++++++++++++++ 16 files changed, 543 insertions(+) create mode 100644 Documentation/devicetree/bindings/mips/mscc.txt create mode 100644 Documentation/devicetree/bindings/power/reset/ocelot-reset.txt create mode 100644 arch/mips/boot/dts/mscc/Makefile create mode 100644 arch/mips/boot/dts/mscc/ocelot.dtsi create mode 100644 arch/mips/boot/dts/mscc/ocelot_pcb123.dts create mode 100644 arch/mips/configs/mscc_defconfig create mode 100644 arch/mips/mscc/Makefile create mode 100644 arch/mips/mscc/Platform create mode 100644 arch/mips/mscc/setup.c create mode 100644 drivers/power/reset/ocelot-reset.c -- 2.15.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 7+ messages in thread
* [PATCH v3 1/8] dt-bindings: mips: Add bindings for Microsemi SoCs 2018-01-16 10:12 [PATCH v3 0/8] MIPS: add support for the Microsemi MIPS SoCs Alexandre Belloni @ 2018-01-16 10:12 ` Alexandre Belloni [not found] ` <20180116101240.5393-2-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> 2018-02-14 16:38 ` James Hogan 2018-01-16 10:12 ` [PATCH v3 2/8] dt-bindings: power: reset: Document ocelot-reset binding Alexandre Belloni 1 sibling, 2 replies; 7+ messages in thread From: Alexandre Belloni @ 2018-01-16 10:12 UTC (permalink / raw) To: James Hogan, Ralf Baechle Cc: linux-mips, linux-kernel, Alexandre Belloni, Rob Herring, devicetree Add bindings for Microsemi SoCs. Currently only Ocelot is supported. Cc: Rob Herring <robh+dt@kernel.org> Cc: devicetree@vger.kernel.org Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com> --- Documentation/devicetree/bindings/mips/mscc.txt | 44 +++++++++++++++++++++++++ 1 file changed, 44 insertions(+) create mode 100644 Documentation/devicetree/bindings/mips/mscc.txt diff --git a/Documentation/devicetree/bindings/mips/mscc.txt b/Documentation/devicetree/bindings/mips/mscc.txt new file mode 100644 index 000000000000..f531d195efc5 --- /dev/null +++ b/Documentation/devicetree/bindings/mips/mscc.txt @@ -0,0 +1,44 @@ +* Microsemi MIPS CPUs + +Boards with a SoC of the Microsemi MIPS family shall have the following +properties: + +Required properties: +- compatible: "mscc,ocelot" +- mips-hpt-frequency: CPU counter frequency. + + +* Other peripherals: + +o CPU chip regs: + +The SoC has a few registers (DEVCPU_GCB:CHIP_REGS) handling miscellaneous +functionalities: chip ID, general purpose register for software use, reset +controller, hardware status and configuration, efuses. + +Required properties: +- compatible: Should be "mscc,ocelot-chip-regs", "simple-mfd", "syscon" +- reg : Should contain registers location and length + +Example: + syscon@71070000 { + compatible = "mscc,ocelot-chip-regs", "simple-mfd", "syscon"; + reg = <0x71070000 0x1c>; + }; + + +o CPU system control: + +The SoC has a few registers (ICPU_CFG:CPU_SYSTEM_CTRL) handling configuration of +the CPU: 8 general purpose registers, reset control, CPU en/disabling, CPU +endianess, CPU bus control, CPU status. + +Required properties: +- compatible: Should be "mscc,ocelot-cpu-syscon", "syscon" +- reg : Should contain registers location and length + +Example: + syscon@70000000 { + compatible = "mscc,ocelot-cpu-syscon", "syscon"; + reg = <0x70000000 0x2c>; + }; -- 2.15.1 ^ permalink raw reply related [flat|nested] 7+ messages in thread
[parent not found: <20180116101240.5393-2-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>]
* Re: [PATCH v3 1/8] dt-bindings: mips: Add bindings for Microsemi SoCs [not found] ` <20180116101240.5393-2-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> @ 2018-01-19 19:23 ` Rob Herring 0 siblings, 0 replies; 7+ messages in thread From: Rob Herring @ 2018-01-19 19:23 UTC (permalink / raw) To: Alexandre Belloni Cc: James Hogan, Ralf Baechle, linux-mips-6z/3iImG2C8G8FEW9MqTrA, linux-kernel-u79uwXL29TY76Z2rM5mHXA, devicetree-u79uwXL29TY76Z2rM5mHXA On Tue, Jan 16, 2018 at 11:12:33AM +0100, Alexandre Belloni wrote: > Add bindings for Microsemi SoCs. Currently only Ocelot is supported. > > Cc: Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org> > Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org > Signed-off-by: Alexandre Belloni <alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> > --- > Documentation/devicetree/bindings/mips/mscc.txt | 44 +++++++++++++++++++++++++ > 1 file changed, 44 insertions(+) > create mode 100644 Documentation/devicetree/bindings/mips/mscc.txt You missed my R-by on v2. Rob -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH v3 1/8] dt-bindings: mips: Add bindings for Microsemi SoCs 2018-01-16 10:12 ` [PATCH v3 1/8] dt-bindings: mips: Add bindings for Microsemi SoCs Alexandre Belloni [not found] ` <20180116101240.5393-2-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> @ 2018-02-14 16:38 ` James Hogan 1 sibling, 0 replies; 7+ messages in thread From: James Hogan @ 2018-02-14 16:38 UTC (permalink / raw) To: Alexandre Belloni Cc: Ralf Baechle, linux-mips, linux-kernel, Rob Herring, devicetree [-- Attachment #1: Type: text/plain, Size: 378 bytes --] On Tue, Jan 16, 2018 at 11:12:33AM +0100, Alexandre Belloni wrote: > +o CPU system control: > + > +The SoC has a few registers (ICPU_CFG:CPU_SYSTEM_CTRL) handling configuration of > +the CPU: 8 general purpose registers, reset control, CPU en/disabling, CPU > +endianess, CPU bus control, CPU status. nit: checkpatch suggests endianess should be spelt endianness Cheers James [-- Attachment #2: Digital signature --] [-- Type: application/pgp-signature, Size: 833 bytes --] ^ permalink raw reply [flat|nested] 7+ messages in thread
* [PATCH v3 2/8] dt-bindings: power: reset: Document ocelot-reset binding 2018-01-16 10:12 [PATCH v3 0/8] MIPS: add support for the Microsemi MIPS SoCs Alexandre Belloni 2018-01-16 10:12 ` [PATCH v3 1/8] dt-bindings: mips: Add bindings for Microsemi SoCs Alexandre Belloni @ 2018-01-16 10:12 ` Alexandre Belloni [not found] ` <20180116101240.5393-3-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> 2018-02-08 22:32 ` Sebastian Reichel 1 sibling, 2 replies; 7+ messages in thread From: Alexandre Belloni @ 2018-01-16 10:12 UTC (permalink / raw) To: James Hogan, Ralf Baechle Cc: linux-mips, linux-kernel, Alexandre Belloni, Rob Herring, devicetree, Sebastian Reichel, linux-pm Add binding documentation for the Microsemi Ocelot reset block. Cc: Rob Herring <robh+dt@kernel.org> Cc: devicetree@vger.kernel.org Cc: Sebastian Reichel <sre@kernel.org> Cc: linux-pm@vger.kernel.org Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com> --- .../devicetree/bindings/power/reset/ocelot-reset.txt | 14 ++++++++++++++ 1 file changed, 14 insertions(+) create mode 100644 Documentation/devicetree/bindings/power/reset/ocelot-reset.txt diff --git a/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt b/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt new file mode 100644 index 000000000000..1b4213eb3473 --- /dev/null +++ b/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt @@ -0,0 +1,14 @@ +Microsemi Ocelot reset controller + +The DEVCPU_GCB:CHIP_REGS have a SOFT_RST register that can be used to reset the +SoC MIPS core. + +Required Properties: + - compatible: "mscc,ocelot-chip-reset" + +Example: + reset@1070008 { + compatible = "mscc,ocelot-chip-reset"; + reg = <0x1070008 0x4>; + }; + -- 2.15.1 ^ permalink raw reply related [flat|nested] 7+ messages in thread
[parent not found: <20180116101240.5393-3-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>]
* Re: [PATCH v3 2/8] dt-bindings: power: reset: Document ocelot-reset binding [not found] ` <20180116101240.5393-3-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> @ 2018-01-20 0:34 ` Rob Herring 0 siblings, 0 replies; 7+ messages in thread From: Rob Herring @ 2018-01-20 0:34 UTC (permalink / raw) To: Alexandre Belloni Cc: James Hogan, Ralf Baechle, linux-mips-6z/3iImG2C8G8FEW9MqTrA, linux-kernel-u79uwXL29TY76Z2rM5mHXA, devicetree-u79uwXL29TY76Z2rM5mHXA, Sebastian Reichel, linux-pm-u79uwXL29TY76Z2rM5mHXA On Tue, Jan 16, 2018 at 11:12:34AM +0100, Alexandre Belloni wrote: > Add binding documentation for the Microsemi Ocelot reset block. > > Cc: Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org> > Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org > Cc: Sebastian Reichel <sre-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org> > Cc: linux-pm-u79uwXL29TY76Z2rM5mHXA@public.gmane.org > Signed-off-by: Alexandre Belloni <alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> > --- > .../devicetree/bindings/power/reset/ocelot-reset.txt | 14 ++++++++++++++ > 1 file changed, 14 insertions(+) > create mode 100644 Documentation/devicetree/bindings/power/reset/ocelot-reset.txt Reviewed-by: Rob Herring <robh-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org> -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH v3 2/8] dt-bindings: power: reset: Document ocelot-reset binding 2018-01-16 10:12 ` [PATCH v3 2/8] dt-bindings: power: reset: Document ocelot-reset binding Alexandre Belloni [not found] ` <20180116101240.5393-3-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> @ 2018-02-08 22:32 ` Sebastian Reichel 1 sibling, 0 replies; 7+ messages in thread From: Sebastian Reichel @ 2018-02-08 22:32 UTC (permalink / raw) To: Alexandre Belloni Cc: James Hogan, Ralf Baechle, linux-mips, linux-kernel, Rob Herring, devicetree, linux-pm [-- Attachment #1: Type: text/plain, Size: 1367 bytes --] Hi, On Tue, Jan 16, 2018 at 11:12:34AM +0100, Alexandre Belloni wrote: > Add binding documentation for the Microsemi Ocelot reset block. > > Cc: Rob Herring <robh+dt@kernel.org> > Cc: devicetree@vger.kernel.org > Cc: Sebastian Reichel <sre@kernel.org> > Cc: linux-pm@vger.kernel.org > Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com> > --- Thanks, queued. My public for-next branch is waiting for 4.16-rc1 tag, though. -- Sebastian > .../devicetree/bindings/power/reset/ocelot-reset.txt | 14 ++++++++++++++ > 1 file changed, 14 insertions(+) > create mode 100644 Documentation/devicetree/bindings/power/reset/ocelot-reset.txt > > diff --git a/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt b/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt > new file mode 100644 > index 000000000000..1b4213eb3473 > --- /dev/null > +++ b/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt > @@ -0,0 +1,14 @@ > +Microsemi Ocelot reset controller > + > +The DEVCPU_GCB:CHIP_REGS have a SOFT_RST register that can be used to reset the > +SoC MIPS core. > + > +Required Properties: > + - compatible: "mscc,ocelot-chip-reset" > + > +Example: > + reset@1070008 { > + compatible = "mscc,ocelot-chip-reset"; > + reg = <0x1070008 0x4>; > + }; > + > -- > 2.15.1 > [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 833 bytes --] ^ permalink raw reply [flat|nested] 7+ messages in thread
end of thread, other threads:[~2018-02-14 16:38 UTC | newest] Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2018-01-16 10:12 [PATCH v3 0/8] MIPS: add support for the Microsemi MIPS SoCs Alexandre Belloni 2018-01-16 10:12 ` [PATCH v3 1/8] dt-bindings: mips: Add bindings for Microsemi SoCs Alexandre Belloni [not found] ` <20180116101240.5393-2-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> 2018-01-19 19:23 ` Rob Herring 2018-02-14 16:38 ` James Hogan 2018-01-16 10:12 ` [PATCH v3 2/8] dt-bindings: power: reset: Document ocelot-reset binding Alexandre Belloni [not found] ` <20180116101240.5393-3-alexandre.belloni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> 2018-01-20 0:34 ` Rob Herring 2018-02-08 22:32 ` Sebastian Reichel
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).