From: Li Yang <leoyang.li@nxp.com>
To: Shawn Guo <shawnguo@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Yangbo Lu <yangbo.lu@nxp.com>, Li Yang <leoyang.li@nxp.com>
Subject: [PATCH 11/11] arm64: dts: lx2162aqds: support SD UHS-I and eMMC HS400 modes
Date: Wed, 10 Nov 2021 16:22:00 -0600 [thread overview]
Message-ID: <20211110222200.6780-12-leoyang.li@nxp.com> (raw)
In-Reply-To: <20211110222200.6780-1-leoyang.li@nxp.com>
From: Yangbo Lu <yangbo.lu@nxp.com>
The default NXP SDHC adapter cards for LX2162AQDS are SD 2.0/3.0
adapter card for eSDHC1, and eMMC 5.1 adapter card for eSDHC2.
Add speed modes properties supported by the two adapters in device
tree node.
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Signed-off-by: Li Yang <leoyang.li@nxp.com>
---
arch/arm64/boot/dts/freescale/fsl-lx2162a-qds.dts | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2162a-qds.dts b/arch/arm64/boot/dts/freescale/fsl-lx2162a-qds.dts
index e1defee1ad27..1db9c1b58e7a 100644
--- a/arch/arm64/boot/dts/freescale/fsl-lx2162a-qds.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-lx2162a-qds.dts
@@ -226,10 +226,17 @@ &emdio2 {
};
&esdhc0 {
+ sd-uhs-sdr104;
+ sd-uhs-sdr50;
+ sd-uhs-sdr25;
+ sd-uhs-sdr12;
status = "okay";
};
&esdhc1 {
+ mmc-hs200-1_8v;
+ mmc-hs400-1_8v;
+ bus-width = <8>;
status = "okay";
};
--
2.25.1
prev parent reply other threads:[~2021-11-10 22:22 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-10 22:21 [PATCH 00/11] lx216x DTS updates Li Yang
2021-11-10 22:21 ` [PATCH 01/11] dt-bindings: qoriq-clock: add missing compatible for lx2160a Li Yang
2021-11-29 20:50 ` Rob Herring
2021-11-10 22:21 ` [PATCH 02/11] dt-bindings: fsl,layerscape-dcfg: " Li Yang
2021-11-29 20:53 ` Rob Herring
2021-11-29 23:28 ` Leo Li
2021-11-10 22:21 ` [PATCH 03/11] arm64: dts: lx2160a: fix scl-gpios property name Li Yang
2021-11-10 22:21 ` [PATCH 04/11] arm64: dts: lx2160a-rdb: Add Inphi PHY node Li Yang
2021-11-10 22:21 ` [PATCH 05/11] arm64: dts: lx2160a: add optee-tz node Li Yang
2021-11-10 22:21 ` [PATCH 06/11] arm64: dts: lx2160a-qds: enable sata nodes Li Yang
2021-11-10 23:48 ` Leo Li
2021-11-10 22:21 ` [PATCH 07/11] arm64: dts: lx2160aqds: Add mdio mux nodes Li Yang
2021-11-10 22:21 ` [PATCH 08/11] arm64: dts: lx2160a: update PCIe nodes to match rev2 silicon Li Yang
2021-11-10 22:21 ` [PATCH 09/11] arm64: dts: lx2160a: add pcie EP mode nodes Li Yang
2021-11-10 22:21 ` [PATCH 10/11] arm64: dts: lx2160a: enable usb3-lpm-capable for usb3 nodes Li Yang
2021-11-10 22:22 ` Li Yang [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211110222200.6780-12-leoyang.li@nxp.com \
--to=leoyang.li@nxp.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=shawnguo@kernel.org \
--cc=yangbo.lu@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).