* [PATCH v4 05/10] dt-bindings: clk: r9a07g044-cpg: Update clock/reset definitions
[not found] <20210626081344.5783-1-biju.das.jz@bp.renesas.com>
@ 2021-06-26 8:13 ` Biju Das
2021-07-14 2:42 ` Rob Herring
2021-06-26 8:13 ` [PATCH v4 07/10] arm64: dts: renesas: r9a07g044: Update SCIF0 clock/reset Biju Das
2021-06-26 8:13 ` [PATCH v4 10/10] arm64: dts: renesas: r9a07g044: Add I2C nodes Biju Das
2 siblings, 1 reply; 5+ messages in thread
From: Biju Das @ 2021-06-26 8:13 UTC (permalink / raw)
To: Rob Herring
Cc: Biju Das, Lad Prabhakar, devicetree, Geert Uytterhoeven,
Chris Paterson, Biju Das, linux-renesas-soc
Update clock and reset definitions as per RZ/G2L_clock_list_r02_02.xlsx
and RZ/G2L HW(Rev.0.50) manual.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
---
v3->v4
* No change
v2->v3:
* Added Geert's Rb tag.
v1->v2:
* Added seperate reset entries.
v1:-
* https://patchwork.kernel.org/project/linux-renesas-soc/patch/20210618095823.19885-2-biju.das.jz@bp.renesas.com/
---
include/dt-bindings/clock/r9a07g044-cpg.h | 236 +++++++++++++++++-----
1 file changed, 183 insertions(+), 53 deletions(-)
diff --git a/include/dt-bindings/clock/r9a07g044-cpg.h b/include/dt-bindings/clock/r9a07g044-cpg.h
index 1d8986563fc5..0728ad07ff7a 100644
--- a/include/dt-bindings/clock/r9a07g044-cpg.h
+++ b/include/dt-bindings/clock/r9a07g044-cpg.h
@@ -32,58 +32,188 @@
#define R9A07G044_OSCCLK 21
/* R9A07G044 Module Clocks */
-#define R9A07G044_CLK_GIC600 0
-#define R9A07G044_CLK_IA55 1
-#define R9A07G044_CLK_SYC 2
-#define R9A07G044_CLK_DMAC 3
-#define R9A07G044_CLK_SYSC 4
-#define R9A07G044_CLK_MTU 5
-#define R9A07G044_CLK_GPT 6
-#define R9A07G044_CLK_ETH0 7
-#define R9A07G044_CLK_ETH1 8
-#define R9A07G044_CLK_I2C0 9
-#define R9A07G044_CLK_I2C1 10
-#define R9A07G044_CLK_I2C2 11
-#define R9A07G044_CLK_I2C3 12
-#define R9A07G044_CLK_SCIF0 13
-#define R9A07G044_CLK_SCIF1 14
-#define R9A07G044_CLK_SCIF2 15
-#define R9A07G044_CLK_SCIF3 16
-#define R9A07G044_CLK_SCIF4 17
-#define R9A07G044_CLK_SCI0 18
-#define R9A07G044_CLK_SCI1 19
-#define R9A07G044_CLK_GPIO 20
-#define R9A07G044_CLK_SDHI0 21
-#define R9A07G044_CLK_SDHI1 22
-#define R9A07G044_CLK_USB0 23
-#define R9A07G044_CLK_USB1 24
-#define R9A07G044_CLK_CANFD 25
-#define R9A07G044_CLK_SSI0 26
-#define R9A07G044_CLK_SSI1 27
-#define R9A07G044_CLK_SSI2 28
-#define R9A07G044_CLK_SSI3 29
-#define R9A07G044_CLK_MHU 30
-#define R9A07G044_CLK_OSTM0 31
-#define R9A07G044_CLK_OSTM1 32
-#define R9A07G044_CLK_OSTM2 33
-#define R9A07G044_CLK_WDT0 34
-#define R9A07G044_CLK_WDT1 35
-#define R9A07G044_CLK_WDT2 36
-#define R9A07G044_CLK_WDT_PON 37
-#define R9A07G044_CLK_GPU 38
-#define R9A07G044_CLK_ISU 39
-#define R9A07G044_CLK_H264 40
-#define R9A07G044_CLK_CRU 41
-#define R9A07G044_CLK_MIPI_DSI 42
-#define R9A07G044_CLK_LCDC 43
-#define R9A07G044_CLK_SRC 44
-#define R9A07G044_CLK_RSPI0 45
-#define R9A07G044_CLK_RSPI1 46
-#define R9A07G044_CLK_RSPI2 47
-#define R9A07G044_CLK_ADC 48
-#define R9A07G044_CLK_TSU_PCLK 49
-#define R9A07G044_CLK_SPI 50
-#define R9A07G044_CLK_MIPI_DSI_V 51
-#define R9A07G044_CLK_MIPI_DSI_PIN 52
+#define R9A07G044_CA55_SCLK 0
+#define R9A07G044_CA55_PCLK 1
+#define R9A07G044_CA55_ATCLK 2
+#define R9A07G044_CA55_GICCLK 3
+#define R9A07G044_CA55_PERICLK 4
+#define R9A07G044_CA55_ACLK 5
+#define R9A07G044_CA55_TSCLK 6
+#define R9A07G044_GIC600_GICCLK 7
+#define R9A07G044_IA55_CLK 8
+#define R9A07G044_IA55_PCLK 9
+#define R9A07G044_MHU_PCLK 10
+#define R9A07G044_SYC_CNT_CLK 11
+#define R9A07G044_DMAC_ACLK 12
+#define R9A07G044_DMAC_PCLK 13
+#define R9A07G044_OSTM0_PCLK 14
+#define R9A07G044_OSTM1_PCLK 15
+#define R9A07G044_OSTM2_PCLK 16
+#define R9A07G044_MTU_X_MCK_MTU3 17
+#define R9A07G044_POE3_CLKM_POE 18
+#define R9A07G044_GPT_PCLK 19
+#define R9A07G044_POEG_A_CLKP 20
+#define R9A07G044_POEG_B_CLKP 21
+#define R9A07G044_POEG_C_CLKP 22
+#define R9A07G044_POEG_D_CLKP 23
+#define R9A07G044_WDT0_PCLK 24
+#define R9A07G044_WDT0_CLK 25
+#define R9A07G044_WDT1_PCLK 26
+#define R9A07G044_WDT1_CLK 27
+#define R9A07G044_WDT2_PCLK 28
+#define R9A07G044_WDT2_CLK 29
+#define R9A07G044_SPI_CLK2 30
+#define R9A07G044_SPI_CLK 31
+#define R9A07G044_SDHI0_IMCLK 32
+#define R9A07G044_SDHI0_IMCLK2 33
+#define R9A07G044_SDHI0_CLK_HS 34
+#define R9A07G044_SDHI0_ACLK 35
+#define R9A07G044_SDHI1_IMCLK 36
+#define R9A07G044_SDHI1_IMCLK2 37
+#define R9A07G044_SDHI1_CLK_HS 38
+#define R9A07G044_SDHI1_ACLK 39
+#define R9A07G044_GPU_CLK 40
+#define R9A07G044_GPU_AXI_CLK 41
+#define R9A07G044_GPU_ACE_CLK 42
+#define R9A07G044_ISU_ACLK 43
+#define R9A07G044_ISU_PCLK 44
+#define R9A07G044_H264_CLK_A 45
+#define R9A07G044_H264_CLK_P 46
+#define R9A07G044_CRU_SYSCLK 47
+#define R9A07G044_CRU_VCLK 48
+#define R9A07G044_CRU_PCLK 49
+#define R9A07G044_CRU_ACLK 50
+#define R9A07G044_MIPI_DSI_PLLCLK 51
+#define R9A07G044_MIPI_DSI_SYSCLK 52
+#define R9A07G044_MIPI_DSI_ACLK 53
+#define R9A07G044_MIPI_DSI_PCLK 54
+#define R9A07G044_MIPI_DSI_VCLK 55
+#define R9A07G044_MIPI_DSI_LPCLK 56
+#define R9A07G044_LCDC_CLK_A 57
+#define R9A07G044_LCDC_CLK_P 58
+#define R9A07G044_LCDC_CLK_D 59
+#define R9A07G044_SSI0_PCLK2 60
+#define R9A07G044_SSI0_PCLK_SFR 61
+#define R9A07G044_SSI1_PCLK2 62
+#define R9A07G044_SSI1_PCLK_SFR 63
+#define R9A07G044_SSI2_PCLK2 64
+#define R9A07G044_SSI2_PCLK_SFR 65
+#define R9A07G044_SSI3_PCLK2 66
+#define R9A07G044_SSI3_PCLK_SFR 67
+#define R9A07G044_SRC_CLKP 68
+#define R9A07G044_USB_U2H0_HCLK 69
+#define R9A07G044_USB_U2H1_HCLK 70
+#define R9A07G044_USB_U2P_EXR_CPUCLK 71
+#define R9A07G044_USB_PCLK 72
+#define R9A07G044_ETH0_CLK_AXI 73
+#define R9A07G044_ETH0_CLK_CHI 74
+#define R9A07G044_ETH1_CLK_AXI 75
+#define R9A07G044_ETH1_CLK_CHI 76
+#define R9A07G044_I2C0_PCLK 77
+#define R9A07G044_I2C1_PCLK 78
+#define R9A07G044_I2C2_PCLK 79
+#define R9A07G044_I2C3_PCLK 80
+#define R9A07G044_SCIF0_CLK_PCK 81
+#define R9A07G044_SCIF1_CLK_PCK 82
+#define R9A07G044_SCIF2_CLK_PCK 83
+#define R9A07G044_SCIF3_CLK_PCK 84
+#define R9A07G044_SCIF4_CLK_PCK 85
+#define R9A07G044_SCI0_CLKP 86
+#define R9A07G044_SCI1_CLKP 87
+#define R9A07G044_IRDA_CLKP 88
+#define R9A07G044_RSPI0_CLKB 89
+#define R9A07G044_RSPI1_CLKB 90
+#define R9A07G044_RSPI2_CLKB 91
+#define R9A07G044_CANFD_PCLK 92
+#define R9A07G044_GPIO_HCLK 93
+#define R9A07G044_ADC_ADCLK 94
+#define R9A07G044_ADC_PCLK 95
+#define R9A07G044_TSU_PCLK 96
+
+/* R9A07G044 Resets */
+#define R9A07G044_CA55_RST_1_0 0
+#define R9A07G044_CA55_RST_1_1 1
+#define R9A07G044_CA55_RST_3_0 2
+#define R9A07G044_CA55_RST_3_1 3
+#define R9A07G044_CA55_RST_4 4
+#define R9A07G044_CA55_RST_5 5
+#define R9A07G044_CA55_RST_6 6
+#define R9A07G044_CA55_RST_7 7
+#define R9A07G044_CA55_RST_8 8
+#define R9A07G044_CA55_RST_9 9
+#define R9A07G044_CA55_RST_10 10
+#define R9A07G044_CA55_RST_11 11
+#define R9A07G044_CA55_RST_12 12
+#define R9A07G044_GIC600_GICRESET_N 13
+#define R9A07G044_GIC600_DBG_GICRESET_N 14
+#define R9A07G044_IA55_RESETN 15
+#define R9A07G044_MHU_RESETN 16
+#define R9A07G044_DMAC_ARESETN 17
+#define R9A07G044_DMAC_RST_ASYNC 18
+#define R9A07G044_SYC_RESETN 19
+#define R9A07G044_OSTM0_PRESETZ 20
+#define R9A07G044_OSTM1_PRESETZ 21
+#define R9A07G044_OSTM2_PRESETZ 22
+#define R9A07G044_MTU_X_PRESET_MTU3 23
+#define R9A07G044_POE3_RST_M_REG 24
+#define R9A07G044_GPT_RST_C 25
+#define R9A07G044_POEG_A_RST 26
+#define R9A07G044_POEG_B_RST 27
+#define R9A07G044_POEG_C_RST 28
+#define R9A07G044_POEG_D_RST 29
+#define R9A07G044_WDT0_PRESETN 30
+#define R9A07G044_WDT1_PRESETN 31
+#define R9A07G044_WDT2_PRESETN 32
+#define R9A07G044_SPI_RST 33
+#define R9A07G044_SDHI0_IXRST 34
+#define R9A07G044_SDHI1_IXRST 35
+#define R9A07G044_GPU_RESETN 36
+#define R9A07G044_GPU_AXI_RESETN 37
+#define R9A07G044_GPU_ACE_RESETN 38
+#define R9A07G044_ISU_ARESETN 39
+#define R9A07G044_ISU_PRESETN 40
+#define R9A07G044_H264_X_RESET_VCP 41
+#define R9A07G044_H264_CP_PRESET_P 42
+#define R9A07G044_CRU_CMN_RSTB 43
+#define R9A07G044_CRU_PRESETN 44
+#define R9A07G044_CRU_ARESETN 45
+#define R9A07G044_MIPI_DSI_CMN_RSTB 46
+#define R9A07G044_MIPI_DSI_ARESET_N 47
+#define R9A07G044_MIPI_DSI_PRESET_N 48
+#define R9A07G044_LCDC_RESET_N 49
+#define R9A07G044_SSI0_RST_M2_REG 50
+#define R9A07G044_SSI1_RST_M2_REG 51
+#define R9A07G044_SSI2_RST_M2_REG 52
+#define R9A07G044_SSI3_RST_M2_REG 53
+#define R9A07G044_SRC_RST 54
+#define R9A07G044_USB_U2H0_HRESETN 55
+#define R9A07G044_USB_U2H1_HRESETN 56
+#define R9A07G044_USB_U2P_EXL_SYSRST 57
+#define R9A07G044_USB_PRESETN 58
+#define R9A07G044_ETH0_RST_HW_N 59
+#define R9A07G044_ETH1_RST_HW_N 60
+#define R9A07G044_I2C0_MRST 61
+#define R9A07G044_I2C1_MRST 62
+#define R9A07G044_I2C2_MRST 63
+#define R9A07G044_I2C3_MRST 64
+#define R9A07G044_SCIF0_RST_SYSTEM_N 65
+#define R9A07G044_SCIF1_RST_SYSTEM_N 66
+#define R9A07G044_SCIF2_RST_SYSTEM_N 67
+#define R9A07G044_SCIF3_RST_SYSTEM_N 68
+#define R9A07G044_SCIF4_RST_SYSTEM_N 69
+#define R9A07G044_SCI0_RST 70
+#define R9A07G044_SCI1_RST 71
+#define R9A07G044_IRDA_RST 72
+#define R9A07G044_RSPI0_RST 73
+#define R9A07G044_RSPI1_RST 74
+#define R9A07G044_RSPI2_RST 75
+#define R9A07G044_CANFD_RSTP_N 76
+#define R9A07G044_CANFD_RSTC_N 77
+#define R9A07G044_GPIO_RSTN 78
+#define R9A07G044_GPIO_PORT_RESETN 79
+#define R9A07G044_GPIO_SPARE_RESETN 80
+#define R9A07G044_ADC_PRESETN 81
+#define R9A07G044_ADC_ADRST_N 82
+#define R9A07G044_TSU_PRESETN 83
#endif /* __DT_BINDINGS_CLOCK_R9A07G044_CPG_H__ */
--
2.17.1
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH v4 07/10] arm64: dts: renesas: r9a07g044: Update SCIF0 clock/reset
[not found] <20210626081344.5783-1-biju.das.jz@bp.renesas.com>
2021-06-26 8:13 ` [PATCH v4 05/10] dt-bindings: clk: r9a07g044-cpg: Update clock/reset definitions Biju Das
@ 2021-06-26 8:13 ` Biju Das
2021-06-26 8:13 ` [PATCH v4 10/10] arm64: dts: renesas: r9a07g044: Add I2C nodes Biju Das
2 siblings, 0 replies; 5+ messages in thread
From: Biju Das @ 2021-06-26 8:13 UTC (permalink / raw)
To: Rob Herring
Cc: Biju Das, Lad Prabhakar, devicetree, Geert Uytterhoeven,
Chris Paterson, Biju Das, linux-renesas-soc
Update SCIF0 clock and reset index in SoC DTSI.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
---
v3->v4:
* No change.
v2->v3:
* Added Geert's Rb tag.
v1->v2:
* Updated reset entries
---
arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
index 734c8adeceba..01482d227506 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
@@ -82,10 +82,10 @@
<GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "eri", "rxi", "txi",
"bri", "dri", "tei";
- clocks = <&cpg CPG_MOD R9A07G044_CLK_SCIF0>;
+ clocks = <&cpg CPG_MOD R9A07G044_SCIF0_CLK_PCK>;
clock-names = "fck";
power-domains = <&cpg>;
- resets = <&cpg R9A07G044_CLK_SCIF0>;
+ resets = <&cpg R9A07G044_SCIF0_RST_SYSTEM_N>;
status = "disabled";
};
--
2.17.1
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH v4 10/10] arm64: dts: renesas: r9a07g044: Add I2C nodes
[not found] <20210626081344.5783-1-biju.das.jz@bp.renesas.com>
2021-06-26 8:13 ` [PATCH v4 05/10] dt-bindings: clk: r9a07g044-cpg: Update clock/reset definitions Biju Das
2021-06-26 8:13 ` [PATCH v4 07/10] arm64: dts: renesas: r9a07g044: Update SCIF0 clock/reset Biju Das
@ 2021-06-26 8:13 ` Biju Das
2 siblings, 0 replies; 5+ messages in thread
From: Biju Das @ 2021-06-26 8:13 UTC (permalink / raw)
To: Rob Herring
Cc: Biju Das, Lad Prabhakar, devicetree, Geert Uytterhoeven,
Chris Paterson, Biju Das, linux-renesas-soc
Add I2C{0,1,2,3} nodes to RZ/G2L (R9A07G044) SoC DTSI.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
---
v3->v4:
* No change.
v2->v3:
* Added Geert's Rb tab
* Fixes extra space in interrupt property
v1->v2:
* Updated reset entries.
---
arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 80 ++++++++++++++++++++++
1 file changed, 80 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
index 01482d227506..9a7489dc70d1 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi
@@ -89,6 +89,86 @@
status = "disabled";
};
+ i2c0: i2c@10058000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,riic-r9a07g044", "renesas,riic-rz";
+ reg = <0 0x10058000 0 0x400>;
+ interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 348 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 349 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD R9A07G044_I2C0_PCLK>;
+ clock-frequency = <100000>;
+ resets = <&cpg R9A07G044_I2C0_MRST>;
+ power-domains = <&cpg>;
+ status = "disabled";
+ };
+
+ i2c1: i2c@10058400 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,riic-r9a07g044", "renesas,riic-rz";
+ reg = <0 0x10058400 0 0x400>;
+ interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 356 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 357 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 362 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD R9A07G044_I2C1_PCLK>;
+ clock-frequency = <100000>;
+ resets = <&cpg R9A07G044_I2C1_MRST>;
+ power-domains = <&cpg>;
+ status = "disabled";
+ };
+
+ i2c2: i2c@10058800 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,riic-r9a07g044", "renesas,riic-rz";
+ reg = <0 0x10058800 0 0x400>;
+ interrupts = <GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 364 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 365 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD R9A07G044_I2C2_PCLK>;
+ clock-frequency = <100000>;
+ resets = <&cpg R9A07G044_I2C2_MRST>;
+ power-domains = <&cpg>;
+ status = "disabled";
+ };
+
+ i2c3: i2c@10058c00 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,riic-r9a07g044", "renesas,riic-rz";
+ reg = <0 0x10058c00 0 0x400>;
+ interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 372 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 373 IRQ_TYPE_EDGE_RISING>,
+ <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD R9A07G044_I2C3_PCLK>;
+ clock-frequency = <100000>;
+ resets = <&cpg R9A07G044_I2C3_MRST>;
+ power-domains = <&cpg>;
+ status = "disabled";
+ };
+
cpg: clock-controller@11010000 {
compatible = "renesas,r9a07g044-cpg";
reg = <0 0x11010000 0 0x10000>;
--
2.17.1
^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH v4 05/10] dt-bindings: clk: r9a07g044-cpg: Update clock/reset definitions
2021-06-26 8:13 ` [PATCH v4 05/10] dt-bindings: clk: r9a07g044-cpg: Update clock/reset definitions Biju Das
@ 2021-07-14 2:42 ` Rob Herring
2021-07-14 8:11 ` Geert Uytterhoeven
0 siblings, 1 reply; 5+ messages in thread
From: Rob Herring @ 2021-07-14 2:42 UTC (permalink / raw)
To: Biju Das
Cc: Lad Prabhakar, devicetree, Geert Uytterhoeven, Chris Paterson,
Biju Das, linux-renesas-soc
On Sat, Jun 26, 2021 at 09:13:39AM +0100, Biju Das wrote:
> Update clock and reset definitions as per RZ/G2L_clock_list_r02_02.xlsx
> and RZ/G2L HW(Rev.0.50) manual.
Changing the numbering is fine because ???
This change is also not bisectable, right?
>
> Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
> Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
> ---
> v3->v4
> * No change
> v2->v3:
> * Added Geert's Rb tag.
> v1->v2:
> * Added seperate reset entries.
> v1:-
> * https://patchwork.kernel.org/project/linux-renesas-soc/patch/20210618095823.19885-2-biju.das.jz@bp.renesas.com/
> ---
> include/dt-bindings/clock/r9a07g044-cpg.h | 236 +++++++++++++++++-----
> 1 file changed, 183 insertions(+), 53 deletions(-)
>
> diff --git a/include/dt-bindings/clock/r9a07g044-cpg.h b/include/dt-bindings/clock/r9a07g044-cpg.h
> index 1d8986563fc5..0728ad07ff7a 100644
> --- a/include/dt-bindings/clock/r9a07g044-cpg.h
> +++ b/include/dt-bindings/clock/r9a07g044-cpg.h
> @@ -32,58 +32,188 @@
> #define R9A07G044_OSCCLK 21
>
> /* R9A07G044 Module Clocks */
> -#define R9A07G044_CLK_GIC600 0
> -#define R9A07G044_CLK_IA55 1
> -#define R9A07G044_CLK_SYC 2
> -#define R9A07G044_CLK_DMAC 3
> -#define R9A07G044_CLK_SYSC 4
> -#define R9A07G044_CLK_MTU 5
> -#define R9A07G044_CLK_GPT 6
> -#define R9A07G044_CLK_ETH0 7
> -#define R9A07G044_CLK_ETH1 8
> -#define R9A07G044_CLK_I2C0 9
> -#define R9A07G044_CLK_I2C1 10
> -#define R9A07G044_CLK_I2C2 11
> -#define R9A07G044_CLK_I2C3 12
> -#define R9A07G044_CLK_SCIF0 13
> -#define R9A07G044_CLK_SCIF1 14
> -#define R9A07G044_CLK_SCIF2 15
> -#define R9A07G044_CLK_SCIF3 16
> -#define R9A07G044_CLK_SCIF4 17
> -#define R9A07G044_CLK_SCI0 18
> -#define R9A07G044_CLK_SCI1 19
> -#define R9A07G044_CLK_GPIO 20
> -#define R9A07G044_CLK_SDHI0 21
> -#define R9A07G044_CLK_SDHI1 22
> -#define R9A07G044_CLK_USB0 23
> -#define R9A07G044_CLK_USB1 24
> -#define R9A07G044_CLK_CANFD 25
> -#define R9A07G044_CLK_SSI0 26
> -#define R9A07G044_CLK_SSI1 27
> -#define R9A07G044_CLK_SSI2 28
> -#define R9A07G044_CLK_SSI3 29
> -#define R9A07G044_CLK_MHU 30
> -#define R9A07G044_CLK_OSTM0 31
> -#define R9A07G044_CLK_OSTM1 32
> -#define R9A07G044_CLK_OSTM2 33
> -#define R9A07G044_CLK_WDT0 34
> -#define R9A07G044_CLK_WDT1 35
> -#define R9A07G044_CLK_WDT2 36
> -#define R9A07G044_CLK_WDT_PON 37
> -#define R9A07G044_CLK_GPU 38
> -#define R9A07G044_CLK_ISU 39
> -#define R9A07G044_CLK_H264 40
> -#define R9A07G044_CLK_CRU 41
> -#define R9A07G044_CLK_MIPI_DSI 42
> -#define R9A07G044_CLK_LCDC 43
> -#define R9A07G044_CLK_SRC 44
> -#define R9A07G044_CLK_RSPI0 45
> -#define R9A07G044_CLK_RSPI1 46
> -#define R9A07G044_CLK_RSPI2 47
> -#define R9A07G044_CLK_ADC 48
> -#define R9A07G044_CLK_TSU_PCLK 49
> -#define R9A07G044_CLK_SPI 50
> -#define R9A07G044_CLK_MIPI_DSI_V 51
> -#define R9A07G044_CLK_MIPI_DSI_PIN 52
> +#define R9A07G044_CA55_SCLK 0
> +#define R9A07G044_CA55_PCLK 1
> +#define R9A07G044_CA55_ATCLK 2
> +#define R9A07G044_CA55_GICCLK 3
> +#define R9A07G044_CA55_PERICLK 4
> +#define R9A07G044_CA55_ACLK 5
> +#define R9A07G044_CA55_TSCLK 6
> +#define R9A07G044_GIC600_GICCLK 7
> +#define R9A07G044_IA55_CLK 8
> +#define R9A07G044_IA55_PCLK 9
> +#define R9A07G044_MHU_PCLK 10
> +#define R9A07G044_SYC_CNT_CLK 11
> +#define R9A07G044_DMAC_ACLK 12
> +#define R9A07G044_DMAC_PCLK 13
> +#define R9A07G044_OSTM0_PCLK 14
> +#define R9A07G044_OSTM1_PCLK 15
> +#define R9A07G044_OSTM2_PCLK 16
> +#define R9A07G044_MTU_X_MCK_MTU3 17
> +#define R9A07G044_POE3_CLKM_POE 18
> +#define R9A07G044_GPT_PCLK 19
> +#define R9A07G044_POEG_A_CLKP 20
> +#define R9A07G044_POEG_B_CLKP 21
> +#define R9A07G044_POEG_C_CLKP 22
> +#define R9A07G044_POEG_D_CLKP 23
> +#define R9A07G044_WDT0_PCLK 24
> +#define R9A07G044_WDT0_CLK 25
> +#define R9A07G044_WDT1_PCLK 26
> +#define R9A07G044_WDT1_CLK 27
> +#define R9A07G044_WDT2_PCLK 28
> +#define R9A07G044_WDT2_CLK 29
> +#define R9A07G044_SPI_CLK2 30
> +#define R9A07G044_SPI_CLK 31
> +#define R9A07G044_SDHI0_IMCLK 32
> +#define R9A07G044_SDHI0_IMCLK2 33
> +#define R9A07G044_SDHI0_CLK_HS 34
> +#define R9A07G044_SDHI0_ACLK 35
> +#define R9A07G044_SDHI1_IMCLK 36
> +#define R9A07G044_SDHI1_IMCLK2 37
> +#define R9A07G044_SDHI1_CLK_HS 38
> +#define R9A07G044_SDHI1_ACLK 39
> +#define R9A07G044_GPU_CLK 40
> +#define R9A07G044_GPU_AXI_CLK 41
> +#define R9A07G044_GPU_ACE_CLK 42
> +#define R9A07G044_ISU_ACLK 43
> +#define R9A07G044_ISU_PCLK 44
> +#define R9A07G044_H264_CLK_A 45
> +#define R9A07G044_H264_CLK_P 46
> +#define R9A07G044_CRU_SYSCLK 47
> +#define R9A07G044_CRU_VCLK 48
> +#define R9A07G044_CRU_PCLK 49
> +#define R9A07G044_CRU_ACLK 50
> +#define R9A07G044_MIPI_DSI_PLLCLK 51
> +#define R9A07G044_MIPI_DSI_SYSCLK 52
> +#define R9A07G044_MIPI_DSI_ACLK 53
> +#define R9A07G044_MIPI_DSI_PCLK 54
> +#define R9A07G044_MIPI_DSI_VCLK 55
> +#define R9A07G044_MIPI_DSI_LPCLK 56
> +#define R9A07G044_LCDC_CLK_A 57
> +#define R9A07G044_LCDC_CLK_P 58
> +#define R9A07G044_LCDC_CLK_D 59
> +#define R9A07G044_SSI0_PCLK2 60
> +#define R9A07G044_SSI0_PCLK_SFR 61
> +#define R9A07G044_SSI1_PCLK2 62
> +#define R9A07G044_SSI1_PCLK_SFR 63
> +#define R9A07G044_SSI2_PCLK2 64
> +#define R9A07G044_SSI2_PCLK_SFR 65
> +#define R9A07G044_SSI3_PCLK2 66
> +#define R9A07G044_SSI3_PCLK_SFR 67
> +#define R9A07G044_SRC_CLKP 68
> +#define R9A07G044_USB_U2H0_HCLK 69
> +#define R9A07G044_USB_U2H1_HCLK 70
> +#define R9A07G044_USB_U2P_EXR_CPUCLK 71
> +#define R9A07G044_USB_PCLK 72
> +#define R9A07G044_ETH0_CLK_AXI 73
> +#define R9A07G044_ETH0_CLK_CHI 74
> +#define R9A07G044_ETH1_CLK_AXI 75
> +#define R9A07G044_ETH1_CLK_CHI 76
> +#define R9A07G044_I2C0_PCLK 77
> +#define R9A07G044_I2C1_PCLK 78
> +#define R9A07G044_I2C2_PCLK 79
> +#define R9A07G044_I2C3_PCLK 80
> +#define R9A07G044_SCIF0_CLK_PCK 81
> +#define R9A07G044_SCIF1_CLK_PCK 82
> +#define R9A07G044_SCIF2_CLK_PCK 83
> +#define R9A07G044_SCIF3_CLK_PCK 84
> +#define R9A07G044_SCIF4_CLK_PCK 85
> +#define R9A07G044_SCI0_CLKP 86
> +#define R9A07G044_SCI1_CLKP 87
> +#define R9A07G044_IRDA_CLKP 88
> +#define R9A07G044_RSPI0_CLKB 89
> +#define R9A07G044_RSPI1_CLKB 90
> +#define R9A07G044_RSPI2_CLKB 91
> +#define R9A07G044_CANFD_PCLK 92
> +#define R9A07G044_GPIO_HCLK 93
> +#define R9A07G044_ADC_ADCLK 94
> +#define R9A07G044_ADC_PCLK 95
> +#define R9A07G044_TSU_PCLK 96
> +
> +/* R9A07G044 Resets */
> +#define R9A07G044_CA55_RST_1_0 0
> +#define R9A07G044_CA55_RST_1_1 1
> +#define R9A07G044_CA55_RST_3_0 2
> +#define R9A07G044_CA55_RST_3_1 3
> +#define R9A07G044_CA55_RST_4 4
> +#define R9A07G044_CA55_RST_5 5
> +#define R9A07G044_CA55_RST_6 6
> +#define R9A07G044_CA55_RST_7 7
> +#define R9A07G044_CA55_RST_8 8
> +#define R9A07G044_CA55_RST_9 9
> +#define R9A07G044_CA55_RST_10 10
> +#define R9A07G044_CA55_RST_11 11
> +#define R9A07G044_CA55_RST_12 12
> +#define R9A07G044_GIC600_GICRESET_N 13
> +#define R9A07G044_GIC600_DBG_GICRESET_N 14
> +#define R9A07G044_IA55_RESETN 15
> +#define R9A07G044_MHU_RESETN 16
> +#define R9A07G044_DMAC_ARESETN 17
> +#define R9A07G044_DMAC_RST_ASYNC 18
> +#define R9A07G044_SYC_RESETN 19
> +#define R9A07G044_OSTM0_PRESETZ 20
> +#define R9A07G044_OSTM1_PRESETZ 21
> +#define R9A07G044_OSTM2_PRESETZ 22
> +#define R9A07G044_MTU_X_PRESET_MTU3 23
> +#define R9A07G044_POE3_RST_M_REG 24
> +#define R9A07G044_GPT_RST_C 25
> +#define R9A07G044_POEG_A_RST 26
> +#define R9A07G044_POEG_B_RST 27
> +#define R9A07G044_POEG_C_RST 28
> +#define R9A07G044_POEG_D_RST 29
> +#define R9A07G044_WDT0_PRESETN 30
> +#define R9A07G044_WDT1_PRESETN 31
> +#define R9A07G044_WDT2_PRESETN 32
> +#define R9A07G044_SPI_RST 33
> +#define R9A07G044_SDHI0_IXRST 34
> +#define R9A07G044_SDHI1_IXRST 35
> +#define R9A07G044_GPU_RESETN 36
> +#define R9A07G044_GPU_AXI_RESETN 37
> +#define R9A07G044_GPU_ACE_RESETN 38
> +#define R9A07G044_ISU_ARESETN 39
> +#define R9A07G044_ISU_PRESETN 40
> +#define R9A07G044_H264_X_RESET_VCP 41
> +#define R9A07G044_H264_CP_PRESET_P 42
> +#define R9A07G044_CRU_CMN_RSTB 43
> +#define R9A07G044_CRU_PRESETN 44
> +#define R9A07G044_CRU_ARESETN 45
> +#define R9A07G044_MIPI_DSI_CMN_RSTB 46
> +#define R9A07G044_MIPI_DSI_ARESET_N 47
> +#define R9A07G044_MIPI_DSI_PRESET_N 48
> +#define R9A07G044_LCDC_RESET_N 49
> +#define R9A07G044_SSI0_RST_M2_REG 50
> +#define R9A07G044_SSI1_RST_M2_REG 51
> +#define R9A07G044_SSI2_RST_M2_REG 52
> +#define R9A07G044_SSI3_RST_M2_REG 53
> +#define R9A07G044_SRC_RST 54
> +#define R9A07G044_USB_U2H0_HRESETN 55
> +#define R9A07G044_USB_U2H1_HRESETN 56
> +#define R9A07G044_USB_U2P_EXL_SYSRST 57
> +#define R9A07G044_USB_PRESETN 58
> +#define R9A07G044_ETH0_RST_HW_N 59
> +#define R9A07G044_ETH1_RST_HW_N 60
> +#define R9A07G044_I2C0_MRST 61
> +#define R9A07G044_I2C1_MRST 62
> +#define R9A07G044_I2C2_MRST 63
> +#define R9A07G044_I2C3_MRST 64
> +#define R9A07G044_SCIF0_RST_SYSTEM_N 65
> +#define R9A07G044_SCIF1_RST_SYSTEM_N 66
> +#define R9A07G044_SCIF2_RST_SYSTEM_N 67
> +#define R9A07G044_SCIF3_RST_SYSTEM_N 68
> +#define R9A07G044_SCIF4_RST_SYSTEM_N 69
> +#define R9A07G044_SCI0_RST 70
> +#define R9A07G044_SCI1_RST 71
> +#define R9A07G044_IRDA_RST 72
> +#define R9A07G044_RSPI0_RST 73
> +#define R9A07G044_RSPI1_RST 74
> +#define R9A07G044_RSPI2_RST 75
> +#define R9A07G044_CANFD_RSTP_N 76
> +#define R9A07G044_CANFD_RSTC_N 77
> +#define R9A07G044_GPIO_RSTN 78
> +#define R9A07G044_GPIO_PORT_RESETN 79
> +#define R9A07G044_GPIO_SPARE_RESETN 80
> +#define R9A07G044_ADC_PRESETN 81
> +#define R9A07G044_ADC_ADRST_N 82
> +#define R9A07G044_TSU_PRESETN 83
>
> #endif /* __DT_BINDINGS_CLOCK_R9A07G044_CPG_H__ */
> --
> 2.17.1
>
>
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH v4 05/10] dt-bindings: clk: r9a07g044-cpg: Update clock/reset definitions
2021-07-14 2:42 ` Rob Herring
@ 2021-07-14 8:11 ` Geert Uytterhoeven
0 siblings, 0 replies; 5+ messages in thread
From: Geert Uytterhoeven @ 2021-07-14 8:11 UTC (permalink / raw)
To: Rob Herring
Cc: Biju Das, Lad Prabhakar,
open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS,
Geert Uytterhoeven, Chris Paterson, Biju Das, Linux-Renesas
Hi Rob,
On Wed, Jul 14, 2021 at 4:43 AM Rob Herring <robh@kernel.org> wrote:
> On Sat, Jun 26, 2021 at 09:13:39AM +0100, Biju Das wrote:
> > Update clock and reset definitions as per RZ/G2L_clock_list_r02_02.xlsx
> > and RZ/G2L HW(Rev.0.50) manual.
>
> Changing the numbering is fine because ???
Because this is not part of a released kernel yet.
> This change is also not bisectable, right?
Exactly. Hence I've squashed this and the two succeeding patches
into a single commit, for a pull request to be sent later today.
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2021-07-14 8:12 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
[not found] <20210626081344.5783-1-biju.das.jz@bp.renesas.com>
2021-06-26 8:13 ` [PATCH v4 05/10] dt-bindings: clk: r9a07g044-cpg: Update clock/reset definitions Biju Das
2021-07-14 2:42 ` Rob Herring
2021-07-14 8:11 ` Geert Uytterhoeven
2021-06-26 8:13 ` [PATCH v4 07/10] arm64: dts: renesas: r9a07g044: Update SCIF0 clock/reset Biju Das
2021-06-26 8:13 ` [PATCH v4 10/10] arm64: dts: renesas: r9a07g044: Add I2C nodes Biju Das
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).