* Re: [PATCH 0/2] iommu/amd: Fixes for x2APIC support [not found] <1574258149-15602-1-git-send-email-suravee.suthikulpanit@amd.com> @ 2019-12-17 9:34 ` Joerg Roedel 0 siblings, 0 replies; only message in thread From: Joerg Roedel @ 2019-12-17 9:34 UTC (permalink / raw) To: Suravee Suthikulpanit; +Cc: iommu, linux-kernel On Wed, Nov 20, 2019 at 07:55:47AM -0600, Suravee Suthikulpanit wrote: > Adding feature support check for MMIO access to MSI capability > block registers when enabling x2APIC (XT) mode. Also fix up logic > for checking XT feature support for IVHD type 10h. > > Suravee Suthikulpanit (2): > iommu/amd: Check feature support bit before accessing MSI capability > registers > iommu/amd: Only support x2APIC with IVHD type 11h/40h Applied both, thanks Suravee. _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu ^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2019-12-17 9:34 UTC | newest] Thread overview: (only message) (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- [not found] <1574258149-15602-1-git-send-email-suravee.suthikulpanit@amd.com> 2019-12-17 9:34 ` [PATCH 0/2] iommu/amd: Fixes for x2APIC support Joerg Roedel
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).