From: Kishon Vijay Abraham I <kishon@ti.com>
To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Arnd Bergmann <arnd@arndb.de>, Rob Herring <robh@kernel.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Lokesh Vutla <lokeshvutla@ti.com>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Tom Joseph <tjoseph@cadence.com>, <linux-pci@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <linux-omap@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>, <nadeem@cadence.com>
Subject: Re: [PATCH v3 0/5] PCI: Add support for J7200 and AM64
Date: Thu, 19 Aug 2021 19:39:10 +0530 [thread overview]
Message-ID: <b70bd865-920d-f736-9e6c-a6bb4442476f@ti.com> (raw)
In-Reply-To: <20210819134418.GB26966@lpieralisi>
Hi Lorenzo,
On 19/08/21 7:14 pm, Lorenzo Pieralisi wrote:
> On Thu, Aug 19, 2021 at 06:12:54PM +0530, Kishon Vijay Abraham I wrote:
>> Hi Lorenzo,
>>
>> On 11/08/21 6:03 pm, Kishon Vijay Abraham I wrote:
>>> This series adds the compatible specific to J7200 and AM64 and
>>> applies the erratas and configuration specific to them.
>>>
>>> This series also includes Nadeem's patch that adds a quirk in
>>> Cadence driver which is used by J7200 [1].
>>>
>>> The DT binding for both J7200 and AM64 is already merged.
>>>
>>> v1 of the patch series can be found at [2]
>>> v2 of the patch series can be found at [3]
>>
>> Gentle ping on this series.
>>
>> I've dropped "misc: pci_endpoint_test: Do not request or allocate IRQs
>> in probe" [A] from the previous version of the series which you had
>> concerns with.
>>
>> [A] -> http://lore.kernel.org/r/02c1ddb7-539e-20a0-1bef-e10e76922a0e@ti.com
>
> Understood. The question is, how did you solve the issue that was
> forcing you to have that patch in place in the updated series.
That issue only prevents more than 5 pci-endpoint-test devices to be
tested simultaneously.
For the GIC ITS issue, I'm planning to post the workaround mentioned in
the errata document.
Errata ID #i2101 GIC: ITS Misbehavior
(https://www.ti.com/lit/er/sprz455a/sprz455a.pdf).
Also the GIC ITS issue is not present in J7200 and AM64 which this
series is planning to address. It's present only in J721E and AM65.
Thanks
Kishon
>
> Thanks,
> Lorenzo
>
>>
>> Thanks
>> Kishon
>>
>>>
>>> Changes from v2:
>>> 1) Drop the patch that does not request or allocate IRQs in probe for
>>> J721E/AM654
>>> 2) Fix other minor comments given by Lorenzo
>>>
>>> Changes from v1:
>>> 1) As suggested by Bjorn, used unsigned int :1, instead of bool for
>>> structure members
>>> 2) Removed using unnecessary local variables and also fixed some
>>> code alignment
>>>
>>> [1] -> https://lore.kernel.org/r/20210528155626.21793-1-nadeem@cadence.com
>>> [2] -> https://lore.kernel.org/r/20210706105035.9915-1-kishon@ti.com
>>> [3] -> https://lore.kernel.org/r/20210803074932.19820-1-kishon@ti.com
>>>
>>> Kishon Vijay Abraham I (4):
>>> PCI: cadence: Use bitfield for *quirk_retrain_flag* instead of bool
>>> PCI: j721e: Add PCIe support for J7200
>>> PCI: j721e: Add PCIe support for AM64
>>> misc: pci_endpoint_test: Add deviceID for AM64 and J7200
>>>
>>> Nadeem Athani (1):
>>> PCI: cadence: Add quirk flag to set minimum delay in LTSSM
>>> Detect.Quiet state
>>>
>>> drivers/misc/pci_endpoint_test.c | 8 +++
>>> drivers/pci/controller/cadence/pci-j721e.c | 61 +++++++++++++++++--
>>> .../pci/controller/cadence/pcie-cadence-ep.c | 4 ++
>>> .../controller/cadence/pcie-cadence-host.c | 3 +
>>> drivers/pci/controller/cadence/pcie-cadence.c | 16 +++++
>>> drivers/pci/controller/cadence/pcie-cadence.h | 17 +++++-
>>> 6 files changed, 103 insertions(+), 6 deletions(-)
>>>
next prev parent reply other threads:[~2021-08-19 14:09 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-11 12:33 [PATCH v3 0/5] PCI: Add support for J7200 and AM64 Kishon Vijay Abraham I
2021-08-11 12:33 ` [PATCH v3 1/5] PCI: cadence: Use bitfield for *quirk_retrain_flag* instead of bool Kishon Vijay Abraham I
2021-08-11 12:33 ` [PATCH v3 2/5] PCI: cadence: Add quirk flag to set minimum delay in LTSSM Detect.Quiet state Kishon Vijay Abraham I
2021-08-11 12:33 ` [PATCH v3 3/5] PCI: j721e: Add PCIe support for J7200 Kishon Vijay Abraham I
2021-08-11 12:33 ` [PATCH v3 4/5] PCI: j721e: Add PCIe support for AM64 Kishon Vijay Abraham I
2021-08-11 12:33 ` [PATCH v3 5/5] misc: pci_endpoint_test: Add deviceID for AM64 and J7200 Kishon Vijay Abraham I
2021-08-19 12:42 ` [PATCH v3 0/5] PCI: Add support for J7200 and AM64 Kishon Vijay Abraham I
2021-08-19 13:44 ` Lorenzo Pieralisi
2021-08-19 14:09 ` Kishon Vijay Abraham I [this message]
2021-08-19 14:38 ` Lorenzo Pieralisi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b70bd865-920d-f736-9e6c-a6bb4442476f@ti.com \
--to=kishon@ti.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=gregkh@linuxfoundation.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-omap@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lokeshvutla@ti.com \
--cc=lorenzo.pieralisi@arm.com \
--cc=nadeem@cadence.com \
--cc=robh@kernel.org \
--cc=tjoseph@cadence.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).