* Enabling PCIe support on Hikey 970
@ 2021-01-29 16:30 Mauro Carvalho Chehab
2021-01-29 23:32 ` Rob Herring
0 siblings, 1 reply; 3+ messages in thread
From: Mauro Carvalho Chehab @ 2021-01-29 16:30 UTC (permalink / raw)
To: Bjorn Helgaas, Rob Herring; +Cc: linux-pci, devicetree, Manivannan Sadhasivam
Hi Bjorn/Rob,
I've been trying to make a Hikey 970 board to work properly upstream.
This specific hardware is similar to a previous model (Hikey 960),
and it uses the same PCIe driver, with a few additions
(drivers/pci/controller/dwc/pcie-kirin.c).
The major difference between those two models is that, on Hikey 960,
the PCIe is mapped as [1]:
+---------+ +--------+
|Kirin 960|----> |PCIe M.2|
| SoC | | |
+---------+ +--------+
While, on Hikey 970, the connection is more complex[2]:
+---------+ +--------+
| | | | +--------+
| | | |---->|PCIe M.2|-->M.2 slot
| | | | +--------+
| | | |
| | | | +--------+
|Kirin 970|----> |Switch |---->|Mini 1x |-->mini PCIe slot
| | |PEX 8606| +--------+
| SoC | | |
| | | | +-------+
| | | |---->|RTL8169|---> Ethernet
| | | | +-------+
+---------+ +--------+
[1] see https://www.96boards.org/documentation/consumer/hikey/hikey960/hardware-docs/hardware-user-manual.md.html
[2] see https://www.96boards.org/documentation/consumer/hikey/hikey970/hardware-docs/files/hikey970-schematics.pdf
When the driver is properly loaded, this is what can be seen there:
$ lspci
00:00.0 PCI bridge: Huawei Technologies Co., Ltd. Device 3670 (rev 01)
01:00.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
02:01.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
02:04.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
02:05.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
02:07.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
02:09.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
06:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL8111/8168/8411 PCI Express Gigabit Ethernet Controller (rev 07)
(without anything connected to M.2 or mini 1x slots)
All devices after the SoC require a regulator line to be
enabled (LDO33). Starting the PCIe bus before turning them on
causes PCIe probe to fail.
There are also separate PERST lines for the switch (Broadcom PEX 8606),
PCIe M.2, Mini 1x and for the Ethernet hardware (RTL 8169).
To make it a little more fun, the M.2, the Mini 1x and the
RTL 8169 also requires a clockreq in order to work.
Both the 4 PERST reset lines and the 3 CLOCKREQ lines are initialized
during the PCIe power on logic, at probing time.
I'm currently thinking about the best way to report this via
device tree.
It sounds to me that the best would be to add those 4 data at the DTS file:
reset-gpios = <&gpio7 0 0 >, <&gpio25 2 0 >,
<&gpio3 1 0 >, <&gpio27 4 0 >;
reset-names = "pcie_switch_reset", "pcie_eth_reset",
"pcie_m_2_reset", "pcie_mini1_reset";
clkreq-gpios = <&gpio20 6 0 >, <&gpio27 3 0 >,
<&gpio17 0 0 >;
clkreq-names = "pcie_eth_clkreq", "pcie_m_2_clkreq",
"pcie_mini1_clkreq";
E. g. the complete representation for the PCIe controller will
be:
soc {
compatible = "simple-bus";
#address-cells = <2>;
#size-cells = <2>;
ranges;
...
pcie@f4000000 {
compatible = "hisilicon,kirin970-pcie";
reg = <0x0 0xf4000000 0x0 0x1000000>,
<0x0 0xfc180000 0x0 0x1000>,
<0x0 0xfc000000 0x0 0x80000>,
<0x0 0xf5000000 0x0 0x2000>;
pci-supply = <&ldo33>;
reg-names = "dbi", "apb", "phy", "config";
bus-range = <0x0 0x1>;
msi-parent = <&its_pcie>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
ranges = <0x02000000 0x0 0x00000000
0x0 0xf6000000
0x0 0x02000000>;
num-lanes = <1>;
#interrupt-cells = <1>;
interrupts = <0 283 4>;
interrupt-names = "msi";
interrupt-map-mask = <0 0 0 7>;
interrupt-map = <0x0 0 0 1
&gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
<0x0 0 0 2
&gic GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>,
<0x0 0 0 3
&gic GIC_SPI 284 IRQ_TYPE_LEVEL_HIGH>,
<0x0 0 0 4
&gic GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&crg_ctrl HI3670_CLK_GATE_PCIEPHY_REF>,
<&crg_ctrl HI3670_CLK_GATE_PCIEAUX>,
<&crg_ctrl HI3670_PCLK_GATE_PCIE_PHY>,
<&crg_ctrl HI3670_PCLK_GATE_PCIE_SYS>,
<&crg_ctrl HI3670_ACLK_GATE_PCIE>;
clock-names = "pcie_phy_ref", "pcie_aux",
"pcie_apb_phy", "pcie_apb_sys",
"pcie_aclk";
reset-gpios = <&gpio7 0 0 >, <&gpio25 2 0 >,
<&gpio3 1 0 >, <&gpio27 4 0 >;
reset-names = "pcie_switch_reset", "pcie_eth_reset",
"pcie_m_2_reset", "pcie_mini1_reset";
clkreq-gpios = <&gpio20 6 0 >, <&gpio27 3 0 >,
<&gpio17 0 0 >;
clkreq-names = "pcie_eth_clkreq", "pcie_m_2_clkreq",
"pcie_mini1_clkreq";
/* vboost iboost pre post main */
eye_param = <0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF 0xFFFFFFFF>;
pinctrl-names = "default";
pinctrl-0 = <&pcie_clkreq_pmx_func &pcie_clkreq_cfg_func>;
};
};
Would this be ok?
---
FYI, the current driver is on this branch:
https://github.com/mchehab/linux/tree/staging/hikey970-pcie-v2
The DTS file is at:
https://github.com/mchehab/linux/blob/staging/hikey970-pcie-v2/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
The DT bindings at:
https://github.com/mchehab/linux/blob/staging/hikey970-pcie-v2/Documentation/devicetree/bindings/pci/hisilicon%2Ckirin-pcie.yaml
And the driver, modified to support Hikey 970, at:
https://github.com/mchehab/linux/blob/staging/hikey970-pcie-v2/drivers/pci/controller/dwc/pcie-kirin.c
Thanks,
Mauro
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: Enabling PCIe support on Hikey 970
2021-01-29 16:30 Enabling PCIe support on Hikey 970 Mauro Carvalho Chehab
@ 2021-01-29 23:32 ` Rob Herring
2021-01-30 7:18 ` Mauro Carvalho Chehab
0 siblings, 1 reply; 3+ messages in thread
From: Rob Herring @ 2021-01-29 23:32 UTC (permalink / raw)
To: Mauro Carvalho Chehab
Cc: Bjorn Helgaas, PCI, devicetree, Manivannan Sadhasivam, Joey.Gouly
On Fri, Jan 29, 2021 at 10:31 AM Mauro Carvalho Chehab
<mchehab+huawei@kernel.org> wrote:
>
> Hi Bjorn/Rob,
>
> I've been trying to make a Hikey 970 board to work properly upstream.
>
> This specific hardware is similar to a previous model (Hikey 960),
> and it uses the same PCIe driver, with a few additions
> (drivers/pci/controller/dwc/pcie-kirin.c).
>
> The major difference between those two models is that, on Hikey 960,
> the PCIe is mapped as [1]:
>
> +---------+ +--------+
> |Kirin 960|----> |PCIe M.2|
> | SoC | | |
> +---------+ +--------+
>
> While, on Hikey 970, the connection is more complex[2]:
>
> +---------+ +--------+
> | | | | +--------+
> | | | |---->|PCIe M.2|-->M.2 slot
> | | | | +--------+
> | | | |
> | | | | +--------+
> |Kirin 970|----> |Switch |---->|Mini 1x |-->mini PCIe slot
> | | |PEX 8606| +--------+
> | SoC | | |
> | | | | +-------+
> | | | |---->|RTL8169|---> Ethernet
> | | | | +-------+
> +---------+ +--------+
>
>
>
> [1] see https://www.96boards.org/documentation/consumer/hikey/hikey960/hardware-docs/hardware-user-manual.md.html
> [2] see https://www.96boards.org/documentation/consumer/hikey/hikey970/hardware-docs/files/hikey970-schematics.pdf
>
> When the driver is properly loaded, this is what can be seen there:
>
> $ lspci
> 00:00.0 PCI bridge: Huawei Technologies Co., Ltd. Device 3670 (rev 01)
> 01:00.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> 02:01.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> 02:04.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> 02:05.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> 02:07.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> 02:09.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> 06:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL8111/8168/8411 PCI Express Gigabit Ethernet Controller (rev 07)
>
> (without anything connected to M.2 or mini 1x slots)
>
> All devices after the SoC require a regulator line to be
> enabled (LDO33). Starting the PCIe bus before turning them on
> causes PCIe probe to fail.
>
> There are also separate PERST lines for the switch (Broadcom PEX 8606),
> PCIe M.2, Mini 1x and for the Ethernet hardware (RTL 8169).
>
> To make it a little more fun, the M.2, the Mini 1x and the
> RTL 8169 also requires a clockreq in order to work.
Nice. Yet another case of a 'probeable' bus with non-probeable
additions. Second one recently for PCI[1][2].
> Both the 4 PERST reset lines and the 3 CLOCKREQ lines are initialized
> during the PCIe power on logic, at probing time.
>
> I'm currently thinking about the best way to report this via
> device tree.
>
> It sounds to me that the best would be to add those 4 data at the DTS file:
>
> reset-gpios = <&gpio7 0 0 >, <&gpio25 2 0 >,
> <&gpio3 1 0 >, <&gpio27 4 0 >;
> reset-names = "pcie_switch_reset", "pcie_eth_reset",
> "pcie_m_2_reset", "pcie_mini1_reset";
'reset-names' is paired with 'resets', so this doesn't work. The name
of the gpio is in the property name.
> clkreq-gpios = <&gpio20 6 0 >, <&gpio27 3 0 >,
> <&gpio17 0 0 >;
> clkreq-names = "pcie_eth_clkreq", "pcie_m_2_clkreq",
> "pcie_mini1_clkreq";
The larger problem here is this will work for exactly one board. Soon
as you have a different topology, you'll have to change all this. If
it's just assert/deassert all the GPIOs at once, then it could kind of
work. If you need to know the mapping (which adding the names seems to
imply), then it definitely doesn't work.
You are going to need DT nodes representing the hierarchy you drew
above with GPIO properties added to the appropriate child nodes.
Controlling the regulator should be specific to the device.
Controlling the GPIOs could be done by the PCI core given those are
standard signals for PCI.
Rob
[1] https://lore.kernel.org/linux-devicetree/20210128175225.3102958-1-dmitry.baryshkov@linaro.org/
[2] https://lore.kernel.org/linux-devicetree/CAA8EJpqPONJfQLFQhB3_AEdFYcZ8rKWJw7=wd7KzJRhOEr+w_A@mail.gmail.com/
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: Enabling PCIe support on Hikey 970
2021-01-29 23:32 ` Rob Herring
@ 2021-01-30 7:18 ` Mauro Carvalho Chehab
0 siblings, 0 replies; 3+ messages in thread
From: Mauro Carvalho Chehab @ 2021-01-30 7:18 UTC (permalink / raw)
To: Rob Herring
Cc: Bjorn Helgaas, PCI, devicetree, Manivannan Sadhasivam, Joey.Gouly
Em Fri, 29 Jan 2021 17:32:28 -0600
Rob Herring <robh+dt@kernel.org> escreveu:
> On Fri, Jan 29, 2021 at 10:31 AM Mauro Carvalho Chehab
> <mchehab+huawei@kernel.org> wrote:
> >
> > Hi Bjorn/Rob,
> >
> > I've been trying to make a Hikey 970 board to work properly upstream.
> >
> > This specific hardware is similar to a previous model (Hikey 960),
> > and it uses the same PCIe driver, with a few additions
> > (drivers/pci/controller/dwc/pcie-kirin.c).
> >
> > The major difference between those two models is that, on Hikey 960,
> > the PCIe is mapped as [1]:
> >
> > +---------+ +--------+
> > |Kirin 960|----> |PCIe M.2|
> > | SoC | | |
> > +---------+ +--------+
> >
> > While, on Hikey 970, the connection is more complex[2]:
> >
> > +---------+ +--------+
> > | | | | +--------+
> > | | | |---->|PCIe M.2|-->M.2 slot
> > | | | | +--------+
> > | | | |
> > | | | | +--------+
> > |Kirin 970|----> |Switch |---->|Mini 1x |-->mini PCIe slot
> > | | |PEX 8606| +--------+
> > | SoC | | |
> > | | | | +-------+
> > | | | |---->|RTL8169|---> Ethernet
> > | | | | +-------+
> > +---------+ +--------+
> >
> >
> >
> > [1] see https://www.96boards.org/documentation/consumer/hikey/hikey960/hardware-docs/hardware-user-manual.md.html
> > [2] see https://www.96boards.org/documentation/consumer/hikey/hikey970/hardware-docs/files/hikey970-schematics.pdf
> >
> > When the driver is properly loaded, this is what can be seen there:
> >
> > $ lspci
> > 00:00.0 PCI bridge: Huawei Technologies Co., Ltd. Device 3670 (rev 01)
> > 01:00.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> > 02:01.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> > 02:04.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> > 02:05.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> > 02:07.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> > 02:09.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
> > 06:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL8111/8168/8411 PCI Express Gigabit Ethernet Controller (rev 07)
> >
> > (without anything connected to M.2 or mini 1x slots)
> >
> > All devices after the SoC require a regulator line to be
> > enabled (LDO33). Starting the PCIe bus before turning them on
> > causes PCIe probe to fail.
> >
> > There are also separate PERST lines for the switch (Broadcom PEX 8606),
> > PCIe M.2, Mini 1x and for the Ethernet hardware (RTL 8169).
> >
> > To make it a little more fun, the M.2, the Mini 1x and the
> > RTL 8169 also requires a clockreq in order to work.
>
> Nice. Yet another case of a 'probeable' bus with non-probeable
> additions. Second one recently for PCI[1][2].
I wouldn't doubt that more similar designs may happen, as this
controller uses a DesignWare PCI Core. I won't doubt that similar
design decisions could happen on other hardware using the same IP.
> > Both the 4 PERST reset lines and the 3 CLOCKREQ lines are initialized
> > during the PCIe power on logic, at probing time.
> >
> > I'm currently thinking about the best way to report this via
> > device tree.
> >
> > It sounds to me that the best would be to add those 4 data at the DTS file:
> >
> > reset-gpios = <&gpio7 0 0 >, <&gpio25 2 0 >,
> > <&gpio3 1 0 >, <&gpio27 4 0 >;
> > reset-names = "pcie_switch_reset", "pcie_eth_reset",
> > "pcie_m_2_reset", "pcie_mini1_reset";
>
> 'reset-names' is paired with 'resets', so this doesn't work. The name
> of the gpio is in the property name.
I noticed that this produces a warning. I could name it as
reset-gpios-names, in order to avoid the conflict.
>
> > clkreq-gpios = <&gpio20 6 0 >, <&gpio27 3 0 >,
> > <&gpio17 0 0 >;
> > clkreq-names = "pcie_eth_clkreq", "pcie_m_2_clkreq",
> > "pcie_mini1_clkreq";
>
> The larger problem here is this will work for exactly one board. Soon
> as you have a different topology, you'll have to change all this. If
> it's just assert/deassert all the GPIOs at once, then it could kind of
> work. If you need to know the mapping (which adding the names seems to
> imply), then it definitely doesn't work.
The names are not important. They're all initialized altogether:
for (i = 0; i < kirin_pcie->n_gpio_resets; i++) {
ret = devm_gpio_request(dev, kirin_pcie->gpio_id_reset[i],
kirin_pcie->reset_names[i]);
if (ret)
return ret;
}
for (i = 0; i < kirin_pcie->n_gpio_clkreq; i++) {
ret = devm_gpio_request(dev, kirin_pcie->gpio_id_clkreq[i],
kirin_pcie->clkreq_names[i]);
if (ret)
return ret;
}
And the GPIO direction is also initialized altogether, during power on,
on, at kirin970_pcie_power_on():
regmap_write(kirin_pcie->sysctrl, SCTRL_PCIE_CMOS_OFFSET, SCTRL_PCIE_CMOS_BIT);
usleep_range(TIME_CMOS_MIN, TIME_CMOS_MAX);
kirin_pcie_oe_enable(kirin_pcie);
for (i = 0; i < kirin_pcie->n_gpio_clkreq; i++) {
ret = gpio_direction_output(kirin_pcie->gpio_id_clkreq[i], 0);
if (ret)
return ret;
}
/*
* This function initialize this part of DT:
* clocks = <&crg_ctrl HI3670_CLK_GATE_PCIEPHY_REF>,
* <&crg_ctrl HI3670_CLK_GATE_PCIEAUX>,
* <&crg_ctrl HI3670_PCLK_GATE_PCIE_PHY>,
* <&crg_ctrl HI3670_PCLK_GATE_PCIE_SYS>,
* <&crg_ctrl HI3670_ACLK_GATE_PCIE>;
*/
ret = kirin_pcie_clk_ctrl(kirin_pcie, true);
if (ret)
return ret;
/* some PCIe controller init code */
...
/* perst assert Endpoints */
usleep_range(21000, 23000);
for (i = 0; i < kirin_pcie->n_gpio_resets; i++) {
ret = gpio_direction_output(kirin_pcie->gpio_id_reset[i], 1);
if (ret)
return ret;
}
usleep_range(10000, 11000);
/* More init code */
ret = is_pipe_clk_stable(kirin_pcie);
if (!ret)
goto close_clk;
kirin970_pcie_set_eyeparam(kirin_pcie);
ret = kirin970_pcie_noc_power(kirin_pcie, false);
if (ret)
goto close_clk;
I opted to store the names at DT for two reasons:
1. it better documents the meaning of each gpio;
2. devm_gpio_request() needs an unique name.
We could live removing the name and letting the driver call them
internally as something like "pcie_persist_%d" and "pcie_clkreq_%d",
if preferred.
In any case, with or without the names, this should work with
all boards using a similar design.
> You are going to need DT nodes representing the hierarchy you drew
> above with GPIO properties added to the appropriate child nodes.
Hmm... not sure how to do that. Do you have an example?
>
> Controlling the regulator should be specific to the device.
> Controlling the GPIOs could be done by the PCI core given those are
> standard signals for PCI.
I'm not convinced that this could be done by the PCI core.
From the above power-on code, it sounds that the init sequence
should be kept inside the PCI driver. See, the power on sequence
seems to be:
1. reset the PCIe SoC;
2. initialize the clkreq GPIOs and clock lines;
3. Set a series of registers at PCIe SoC;
4. Set PERST assert to all endpoints;
5. Wait for the hardware to be in a stable state;
6. Initialize the eye diagram;
7. Power on the PCIe hardware.
Maybe initializing clkreq GPIOs earlier could work, but it sounds
to me that the PERST assert should happen in the middle of the
power on sequence.
Thanks,
Mauro
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2021-01-30 9:59 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-01-29 16:30 Enabling PCIe support on Hikey 970 Mauro Carvalho Chehab
2021-01-29 23:32 ` Rob Herring
2021-01-30 7:18 ` Mauro Carvalho Chehab
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).