linux-pci.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH V3] PCI: vmd: Fix secondary bus reset for Intel bridges
@ 2022-11-03 20:14 francisco.munoz.ruiz
  2022-11-28 23:38 ` Munoz Ruiz, Francisco
  0 siblings, 1 reply; 3+ messages in thread
From: francisco.munoz.ruiz @ 2022-11-03 20:14 UTC (permalink / raw)
  To: helgaas, alex.williamson, myron.stowe
  Cc: lorenzo.pieralisi, jonathan.derrick, linux-pci, Francisco Munoz,
	Nirmal Patel

From: Francisco Munoz <francisco.munoz.ruiz@linux.intel.com>

The reset was never applied in the current implementation because Intel
Bridges owned by VMD are parentless. Internally, pci_reset_bus() applies
a reset to the parent of the PCI device supplied as argument, but in this
case it failed because there wasn't a parent.

In more detail, this change allows the VMD driver to enumerate NVMe devices
in pass-through configurations when guest reboots are performed. Commit id
6aab5622296b ("PCI: vmd: Clean up domain before enumeration") attempted to
fix this, but later we discovered that the code inside pci_reset_bus() wasn’t
triggering secondary bus resets.  Therefore, we updated the parameters passed
to it, and now NVMe SSDs attached to VMD bridges are properly enumerated in
VT-d pass-through scenarios.

Signed-off-by: Francisco Munoz <francisco.munoz.ruiz@linux.intel.com>
Reviewed-by: Nirmal Patel <nirmal.patel@linux.intel.com>
Reviewed-by: Jonathan Derrick <jonathan.derrick@linux.dev>
---
V3:
    - Add WARN_ON
    - Include Jonathan as reviewer
    - Update commit message
V2:
    - Update commit message

 drivers/pci/controller/vmd.c | 13 +++++++++++--
 1 file changed, 11 insertions(+), 2 deletions(-)

diff --git a/drivers/pci/controller/vmd.c b/drivers/pci/controller/vmd.c
index e06e9f4fc50f..2406be6644f3 100644
--- a/drivers/pci/controller/vmd.c
+++ b/drivers/pci/controller/vmd.c
@@ -859,8 +859,17 @@ static int vmd_enable_domain(struct vmd_dev *vmd, unsigned long features)
 
 	pci_scan_child_bus(vmd->bus);
 	vmd_domain_reset(vmd);
-	list_for_each_entry(child, &vmd->bus->children, node)
-		pci_reset_bus(child->self);
+
+	list_for_each_entry(child, &vmd->bus->children, node) {
+		if (!list_empty(&child->devices)) {
+			ret = pci_reset_bus(list_first_entry(&child->devices,
+							     struct pci_dev,
+							     bus_list));
+			WARN_ON(ret);
+			break;
+		}
+	}
+
 	pci_assign_unassigned_bus_resources(vmd->bus);
 
 	/*
-- 
2.25.1


^ permalink raw reply related	[flat|nested] 3+ messages in thread

* Re: [PATCH V3] PCI: vmd: Fix secondary bus reset for Intel bridges
  2022-11-03 20:14 [PATCH V3] PCI: vmd: Fix secondary bus reset for Intel bridges francisco.munoz.ruiz
@ 2022-11-28 23:38 ` Munoz Ruiz, Francisco
  2022-12-05 16:53   ` Lorenzo Pieralisi
  0 siblings, 1 reply; 3+ messages in thread
From: Munoz Ruiz, Francisco @ 2022-11-28 23:38 UTC (permalink / raw)
  To: helgaas, alex.williamson, myron.stowe
  Cc: lorenzo.pieralisi, jonathan.derrick, linux-pci, Nirmal Patel

On 11/3/2022 1:14 PM, francisco.munoz.ruiz@linux.intel.com wrote:
> From: Francisco Munoz <francisco.munoz.ruiz@linux.intel.com>
> 
> The reset was never applied in the current implementation because Intel
> Bridges owned by VMD are parentless. Internally, pci_reset_bus() applies
> a reset to the parent of the PCI device supplied as argument, but in this
> case it failed because there wasn't a parent.
> 
> In more detail, this change allows the VMD driver to enumerate NVMe devices
> in pass-through configurations when guest reboots are performed. Commit id
> 6aab5622296b ("PCI: vmd: Clean up domain before enumeration") attempted to
> fix this, but later we discovered that the code inside pci_reset_bus() wasn’t
> triggering secondary bus resets.  Therefore, we updated the parameters passed
> to it, and now NVMe SSDs attached to VMD bridges are properly enumerated in
> VT-d pass-through scenarios.
> 
> Signed-off-by: Francisco Munoz <francisco.munoz.ruiz@linux.intel.com>
> Reviewed-by: Nirmal Patel <nirmal.patel@linux.intel.com>
> Reviewed-by: Jonathan Derrick <jonathan.derrick@linux.dev>
> ---
> V3:
>     - Add WARN_ON
>     - Include Jonathan as reviewer
>     - Update commit message
> V2:
>     - Update commit message
> 
>  drivers/pci/controller/vmd.c | 13 +++++++++++--
>  1 file changed, 11 insertions(+), 2 deletions(-)
> 
> diff --git a/drivers/pci/controller/vmd.c b/drivers/pci/controller/vmd.c
> index e06e9f4fc50f..2406be6644f3 100644
> --- a/drivers/pci/controller/vmd.c
> +++ b/drivers/pci/controller/vmd.c
> @@ -859,8 +859,17 @@ static int vmd_enable_domain(struct vmd_dev *vmd, unsigned long features)
>  
>  	pci_scan_child_bus(vmd->bus);
>  	vmd_domain_reset(vmd);
> -	list_for_each_entry(child, &vmd->bus->children, node)
> -		pci_reset_bus(child->self);
> +
> +	list_for_each_entry(child, &vmd->bus->children, node) {
> +		if (!list_empty(&child->devices)) {
> +			ret = pci_reset_bus(list_first_entry(&child->devices,
> +							     struct pci_dev,
> +							     bus_list));
> +			WARN_ON(ret);
> +			break;
> +		}
> +	}
> +
>  	pci_assign_unassigned_bus_resources(vmd->bus);
>  
>  	/*


Hi,

Just a gentle reminder for this one

Best wishes,
Francisco.

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH V3] PCI: vmd: Fix secondary bus reset for Intel bridges
  2022-11-28 23:38 ` Munoz Ruiz, Francisco
@ 2022-12-05 16:53   ` Lorenzo Pieralisi
  0 siblings, 0 replies; 3+ messages in thread
From: Lorenzo Pieralisi @ 2022-12-05 16:53 UTC (permalink / raw)
  To: Munoz Ruiz, Francisco
  Cc: helgaas, alex.williamson, myron.stowe, lorenzo.pieralisi,
	jonathan.derrick, linux-pci, Nirmal Patel

On Mon, Nov 28, 2022 at 03:38:24PM -0800, Munoz Ruiz, Francisco wrote:
> On 11/3/2022 1:14 PM, francisco.munoz.ruiz@linux.intel.com wrote:
> > From: Francisco Munoz <francisco.munoz.ruiz@linux.intel.com>
> > 
> > The reset was never applied in the current implementation because Intel
> > Bridges owned by VMD are parentless. Internally, pci_reset_bus() applies
> > a reset to the parent of the PCI device supplied as argument, but in this
> > case it failed because there wasn't a parent.

Please add a comment in the *code* as well and explain why it is so.

> > In more detail, this change allows the VMD driver to enumerate NVMe devices
> > in pass-through configurations when guest reboots are performed. Commit id
> > 6aab5622296b ("PCI: vmd: Clean up domain before enumeration") attempted to
> > fix this, but later we discovered that the code inside pci_reset_bus() wasn’t
> > triggering secondary bus resets.  Therefore, we updated the parameters passed
> > to it, and now NVMe SSDs attached to VMD bridges are properly enumerated in
> > VT-d pass-through scenarios.

I am not sure this helps much - I'd rather explain why the device
hierarchy in VMD is as it is - when that's explained is rather clear
why the current reset is NOP and this patch is needed.

> > Signed-off-by: Francisco Munoz <francisco.munoz.ruiz@linux.intel.com>
> > Reviewed-by: Nirmal Patel <nirmal.patel@linux.intel.com>
> > Reviewed-by: Jonathan Derrick <jonathan.derrick@linux.dev>
> > ---
> > V3:
> >     - Add WARN_ON
> >     - Include Jonathan as reviewer
> >     - Update commit message
> > V2:
> >     - Update commit message
> > 
> >  drivers/pci/controller/vmd.c | 13 +++++++++++--
> >  1 file changed, 11 insertions(+), 2 deletions(-)
> > 
> > diff --git a/drivers/pci/controller/vmd.c b/drivers/pci/controller/vmd.c
> > index e06e9f4fc50f..2406be6644f3 100644
> > --- a/drivers/pci/controller/vmd.c
> > +++ b/drivers/pci/controller/vmd.c
> > @@ -859,8 +859,17 @@ static int vmd_enable_domain(struct vmd_dev *vmd, unsigned long features)
> >  
> >  	pci_scan_child_bus(vmd->bus);
> >  	vmd_domain_reset(vmd);
> > -	list_for_each_entry(child, &vmd->bus->children, node)
> > -		pci_reset_bus(child->self);
> > +
> > +	list_for_each_entry(child, &vmd->bus->children, node) {
> > +		if (!list_empty(&child->devices)) {
> > +			ret = pci_reset_bus(list_first_entry(&child->devices,
> > +							     struct pci_dev,
> > +							     bus_list));
> > +			WARN_ON(ret);

Technically you are adding a WARN_ON() here to make sure that a failed
reset is detected - I am not sure a backtrace is really required,
a pci_warn() maybe ?

Lorenzo

> > +			break;
> > +		}
> > +	}
> > +
> >  	pci_assign_unassigned_bus_resources(vmd->bus);
> >  
> >  	/*
> 
> 
> Hi,
> 
> Just a gentle reminder for this one
> 
> Best wishes,
> Francisco.

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2022-12-05 16:55 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-11-03 20:14 [PATCH V3] PCI: vmd: Fix secondary bus reset for Intel bridges francisco.munoz.ruiz
2022-11-28 23:38 ` Munoz Ruiz, Francisco
2022-12-05 16:53   ` Lorenzo Pieralisi

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).