Linux-PCI Archive on lore.kernel.org
 help / Atom feed
* [PATCH v2 0/2] Add page alignment check in Intel IOMMU.
@ 2019-02-11 21:43 sathyanarayanan.kuppuswamy
  2019-02-11 21:48 ` sathyanarayanan kuppuswamy
  0 siblings, 1 reply; 3+ messages in thread
From: sathyanarayanan.kuppuswamy @ 2019-02-11 21:43 UTC (permalink / raw)
  To: bhelgaas, joro, dwmw2
  Cc: linux-pci, iommu, linux-kernel, ashok.raj, jacob.jun.pan, keith.busch

From: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com>

As per Intel vt-d specification, Rev 3.0 (section 7.5.1.1, title "Page Request Descriptor"), Intel IOMMU Page Request Descriptor only provides bits[63:12] of the page address. Hence its required to enforce that the device will only send page request with page-aligned address. So, this patch set adds support to verify whether the device uses page aligned address before enabling the ATS service in Intel IOMMU driver.

Kuppuswamy Sathyanarayanan (2):
  PCI: ATS: Add function to check ATS page alignment status.
  iommu/vt-d: Enable ATS only if the device uses page aligned address.

 drivers/iommu/intel-iommu.c   |  1 +
 drivers/pci/ats.c             | 24 ++++++++++++++++++++++++
 include/linux/pci.h           |  2 ++
 include/uapi/linux/pci_regs.h |  1 +
 4 files changed, 28 insertions(+)

-- 
2.20.1


^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH v2 0/2] Add page alignment check in Intel IOMMU.
  2019-02-11 21:43 [PATCH v2 0/2] Add page alignment check in Intel IOMMU sathyanarayanan.kuppuswamy
@ 2019-02-11 21:48 ` sathyanarayanan kuppuswamy
  0 siblings, 0 replies; 3+ messages in thread
From: sathyanarayanan kuppuswamy @ 2019-02-11 21:48 UTC (permalink / raw)
  To: bhelgaas, joro, dwmw2
  Cc: linux-pci, iommu, linux-kernel, ashok.raj, jacob.jun.pan, keith.busch


On 2/11/19 1:43 PM, sathyanarayanan.kuppuswamy@linux.intel.com wrote:
> From: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com>
>
> As per Intel vt-d specification, Rev 3.0 (section 7.5.1.1, title "Page Request Descriptor"), Intel IOMMU Page Request Descriptor only provides bits[63:12] of the page address. Hence its required to enforce that the device will only send page request with page-aligned address. So, this patch set adds support to verify whether the device uses page aligned address before enabling the ATS service in Intel IOMMU driver.
Please ignore this mail. This is my older copy.
>
> Kuppuswamy Sathyanarayanan (2):
>    PCI: ATS: Add function to check ATS page alignment status.
>    iommu/vt-d: Enable ATS only if the device uses page aligned address.
>
>   drivers/iommu/intel-iommu.c   |  1 +
>   drivers/pci/ats.c             | 24 ++++++++++++++++++++++++
>   include/linux/pci.h           |  2 ++
>   include/uapi/linux/pci_regs.h |  1 +
>   4 files changed, 28 insertions(+)
>
-- 
Sathyanarayanan Kuppuswamy
Linux kernel developer


^ permalink raw reply	[flat|nested] 3+ messages in thread

* [PATCH v2 0/2] Add page alignment check in Intel IOMMU.
@ 2019-02-11 21:44 sathyanarayanan.kuppuswamy
  0 siblings, 0 replies; 3+ messages in thread
From: sathyanarayanan.kuppuswamy @ 2019-02-11 21:44 UTC (permalink / raw)
  To: bhelgaas, joro, dwmw2
  Cc: linux-pci, iommu, linux-kernel, ashok.raj, jacob.jun.pan, keith.busch

From: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com>

As per Intel vt-d specification, Rev 3.0 (section 7.5.1.1, title
"Page Request Descriptor"), Intel IOMMU page request descriptor
only uses bits[63:12] of the Page Address. Hence its required to
enforce that the device will only send page request with
page-aligned address. So, this patch set adds support to verify
whether the device uses page aligned address before enabling the
ATS service in Intel IOMMU driver.

Changes since v1:
 * Fixed issue with PCI_ATS_CAP_PAGE_ALIGNED macro.
 * Fixed comments.

Kuppuswamy Sathyanarayanan (2):
  PCI/ATS: Add pci_ats_page_aligned() interface
  iommu/vt-d: Enable ATS only if the device uses page aligned address.

 drivers/iommu/intel-iommu.c   |  1 +
 drivers/pci/ats.c             | 27 +++++++++++++++++++++++++++
 include/linux/pci.h           |  2 ++
 include/uapi/linux/pci_regs.h |  1 +
 4 files changed, 31 insertions(+)

-- 
2.20.1


^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, back to index

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-02-11 21:43 [PATCH v2 0/2] Add page alignment check in Intel IOMMU sathyanarayanan.kuppuswamy
2019-02-11 21:48 ` sathyanarayanan kuppuswamy
2019-02-11 21:44 sathyanarayanan.kuppuswamy

Linux-PCI Archive on lore.kernel.org

Archives are clonable:
	git clone --mirror https://lore.kernel.org/linux-pci/0 linux-pci/git/0.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 linux-pci linux-pci/ https://lore.kernel.org/linux-pci \
		linux-pci@vger.kernel.org linux-pci@archiver.kernel.org
	public-inbox-index linux-pci


Newsgroup available over NNTP:
	nntp://nntp.lore.kernel.org/org.kernel.vger.linux-pci


AGPL code for this site: git clone https://public-inbox.org/ public-inbox