* Re: [PATCH 1/2] dt-bindings: pci: rcar-pci-ep: Document r8a7795
[not found] ` <20201125073303.19057-2-yuya.hamamachi.sx@renesas.com>
@ 2020-11-26 10:51 ` Geert Uytterhoeven
0 siblings, 0 replies; 3+ messages in thread
From: Geert Uytterhoeven @ 2020-11-26 10:51 UTC (permalink / raw)
To: Yuya Hamamachi
Cc: linux-pci, Linux-Renesas,
open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS,
Linux Kernel Mailing List
On Wed, Nov 25, 2020 at 8:45 AM Yuya Hamamachi
<yuya.hamamachi.sx@renesas.com> wrote:
> Document the support for R-Car PCIe EP on R8A7795 SoC device.
>
> Signed-off-by: Yuya Hamamachi <yuya.hamamachi.sx@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH 2/2] arm64: dts: renesas: r8a77951: Add PCIe EP nodes
[not found] ` <20201125073303.19057-3-yuya.hamamachi.sx@renesas.com>
@ 2020-11-26 11:43 ` Geert Uytterhoeven
0 siblings, 0 replies; 3+ messages in thread
From: Geert Uytterhoeven @ 2020-11-26 11:43 UTC (permalink / raw)
To: Yuya Hamamachi
Cc: linux-pci, Linux-Renesas,
open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS,
Linux Kernel Mailing List
On Wed, Nov 25, 2020 at 8:43 AM Yuya Hamamachi
<yuya.hamamachi.sx@renesas.com> wrote:
> Add PCIe EP nodes for R8A77951 SoC dtsi.
>
> Signed-off-by: Yuya Hamamachi <yuya.hamamachi.sx@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
i.e. will queue in renesas-devel for v5.11.
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
^ permalink raw reply [flat|nested] 3+ messages in thread
* [PATCH 2/2] arm64: dts: renesas: r8a77951: Add PCIe EP nodes
2020-11-24 5:42 [PATCH 0/2] Add PCIe EP to R-Car H3 Yuya Hamamachi
@ 2020-11-24 5:42 ` Yuya Hamamachi
0 siblings, 0 replies; 3+ messages in thread
From: Yuya Hamamachi @ 2020-11-24 5:42 UTC (permalink / raw)
To: linux-pci, linux-renesas-soc, devicetree, linux-kernel; +Cc: Yuya Hamamachi
Add PCIe EP nodes for R8A77951 SoC dtsi.
Signed-off-by: Yuya Hamamachi <yuya.hamamachi.sx@renesas.com>
---
arch/arm64/boot/dts/renesas/r8a77951.dtsi | 38 +++++++++++++++++++++++
1 file changed, 38 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a77951.dtsi b/arch/arm64/boot/dts/renesas/r8a77951.dtsi
index 644308dd886c..9d60bcf69e4f 100644
--- a/arch/arm64/boot/dts/renesas/r8a77951.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77951.dtsi
@@ -2727,6 +2727,44 @@ pciec1: pcie@ee800000 {
status = "disabled";
};
+ pciec0_ep: pcie-ep@fe000000 {
+ compatible = "renesas,r8a7795-pcie-ep",
+ "renesas,rcar-gen3-pcie-ep";
+ reg = <0x0 0xfe000000 0 0x80000>,
+ <0x0 0xfe100000 0 0x100000>,
+ <0x0 0xfe200000 0 0x200000>,
+ <0x0 0x30000000 0 0x8000000>,
+ <0x0 0x38000000 0 0x8000000>;
+ reg-names = "apb-base", "memory0", "memory1", "memory2", "memory3";
+ interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 319>;
+ clock-names = "pcie";
+ resets = <&cpg 319>;
+ power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
+ status = "disabled";
+ };
+
+ pciec1_ep: pcie-ep@ee800000 {
+ compatible = "renesas,r8a7795-pcie-ep",
+ "renesas,rcar-gen3-pcie-ep";
+ reg = <0x0 0xee800000 0 0x80000>,
+ <0x0 0xee900000 0 0x100000>,
+ <0x0 0xeea00000 0 0x200000>,
+ <0x0 0xc0000000 0 0x8000000>,
+ <0x0 0xc8000000 0 0x8000000>;
+ reg-names = "apb-base", "memory0", "memory1", "memory2", "memory3";
+ interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 318>;
+ clock-names = "pcie";
+ resets = <&cpg 318>;
+ power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
+ status = "disabled";
+ };
+
imr-lx4@fe860000 {
compatible = "renesas,r8a7795-imr-lx4",
"renesas,imr-lx4";
--
2.25.1
^ permalink raw reply related [flat|nested] 3+ messages in thread
end of thread, other threads:[~2020-11-26 11:44 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
[not found] <20201125073303.19057-1-yuya.hamamachi.sx@renesas.com>
[not found] ` <20201125073303.19057-2-yuya.hamamachi.sx@renesas.com>
2020-11-26 10:51 ` [PATCH 1/2] dt-bindings: pci: rcar-pci-ep: Document r8a7795 Geert Uytterhoeven
[not found] ` <20201125073303.19057-3-yuya.hamamachi.sx@renesas.com>
2020-11-26 11:43 ` [PATCH 2/2] arm64: dts: renesas: r8a77951: Add PCIe EP nodes Geert Uytterhoeven
2020-11-24 5:42 [PATCH 0/2] Add PCIe EP to R-Car H3 Yuya Hamamachi
2020-11-24 5:42 ` [PATCH 2/2] arm64: dts: renesas: r8a77951: Add PCIe EP nodes Yuya Hamamachi
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).