* [PATCH V1] PCI: dwc: Fixes N_FTS setup
@ 2022-09-19 14:31 Vidya Sagar
2022-09-19 17:29 ` Bjorn Helgaas
` (2 more replies)
0 siblings, 3 replies; 10+ messages in thread
From: Vidya Sagar @ 2022-09-19 14:31 UTC (permalink / raw)
To: jingoohan1, gustavo.pimentel, lpieralisi, robh, kw, bhelgaas
Cc: linux-pci, linux-kernel, kthota, mmaddireddy, vidyas, sagar.tv
commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup")
unnecessarily uses pci->link_gen in deriving the index to the
n_fts[] array also introducing the issue of accessing beyond the
boundaries of array for greater than Gen-2 speeds. This change fixes
that issue.
Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup")
Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
---
drivers/pci/controller/dwc/pcie-designware.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c
index c6725c519a47..9e4d96e5a3f5 100644
--- a/drivers/pci/controller/dwc/pcie-designware.c
+++ b/drivers/pci/controller/dwc/pcie-designware.c
@@ -641,7 +641,7 @@ void dw_pcie_setup(struct dw_pcie *pci)
if (pci->n_fts[1]) {
val = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL);
val &= ~PORT_LOGIC_N_FTS_MASK;
- val |= pci->n_fts[pci->link_gen - 1];
+ val |= pci->n_fts[1];
dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, val);
}
--
2.17.1
^ permalink raw reply related [flat|nested] 10+ messages in thread* Re: [PATCH V1] PCI: dwc: Fixes N_FTS setup 2022-09-19 14:31 [PATCH V1] PCI: dwc: Fixes N_FTS setup Vidya Sagar @ 2022-09-19 17:29 ` Bjorn Helgaas 2022-09-23 20:57 ` Han Jingoo 2022-09-26 11:19 ` [PATCH V2] PCI: dwc: Fix n_fts[] array overrun Vidya Sagar 2 siblings, 0 replies; 10+ messages in thread From: Bjorn Helgaas @ 2022-09-19 17:29 UTC (permalink / raw) To: Vidya Sagar Cc: jingoohan1, gustavo.pimentel, lpieralisi, robh, kw, bhelgaas, linux-pci, linux-kernel, kthota, mmaddireddy, sagar.tv In subject, "Fix" (not "Fixes") so it's an imperative verb. Maybe "Fix n_fts[] array overrun" to be more specific. On Mon, Sep 19, 2022 at 08:01:23PM +0530, Vidya Sagar wrote: > commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") > unnecessarily uses pci->link_gen in deriving the index to the Not just "unnecessarily"; using pci->link_gen is *incorrect* since only [0] and [1] are defined. > n_fts[] array also introducing the issue of accessing beyond the > boundaries of array for greater than Gen-2 speeds. This change fixes > that issue. > > Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup") > Signed-off-by: Vidya Sagar <vidyas@nvidia.com> > --- > drivers/pci/controller/dwc/pcie-designware.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c > index c6725c519a47..9e4d96e5a3f5 100644 > --- a/drivers/pci/controller/dwc/pcie-designware.c > +++ b/drivers/pci/controller/dwc/pcie-designware.c > @@ -641,7 +641,7 @@ void dw_pcie_setup(struct dw_pcie *pci) > if (pci->n_fts[1]) { > val = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL); > val &= ~PORT_LOGIC_N_FTS_MASK; > - val |= pci->n_fts[pci->link_gen - 1]; > + val |= pci->n_fts[1]; > dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, val); > } > > -- > 2.17.1 > ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH V1] PCI: dwc: Fixes N_FTS setup 2022-09-19 14:31 [PATCH V1] PCI: dwc: Fixes N_FTS setup Vidya Sagar 2022-09-19 17:29 ` Bjorn Helgaas @ 2022-09-23 20:57 ` Han Jingoo 2022-09-26 11:19 ` [PATCH V2] PCI: dwc: Fix n_fts[] array overrun Vidya Sagar 2 siblings, 0 replies; 10+ messages in thread From: Han Jingoo @ 2022-09-23 20:57 UTC (permalink / raw) To: Vidya Sagar Cc: gustavo.pimentel, lpieralisi, robh, kw, bhelgaas, linux-pci, linux-kernel, kthota, mmaddireddy, sagar.tv On Mon, Sep 19, 2022, Vidya Sagar <vidyas@nvidia.com> wrote: > > commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") > unnecessarily uses pci->link_gen in deriving the index to the > n_fts[] array also introducing the issue of accessing beyond the > boundaries of array for greater than Gen-2 speeds. This change fixes > that issue. > > Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup") > Signed-off-by: Vidya Sagar <vidyas@nvidia.com> Acked-by: Jingoo Han <jingoohan1@gmail.com> Please send a V2 patch that addresses Bjorn's feedback. Thank you. Best regards, Jingoo Han > --- > drivers/pci/controller/dwc/pcie-designware.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c > index c6725c519a47..9e4d96e5a3f5 100644 > --- a/drivers/pci/controller/dwc/pcie-designware.c > +++ b/drivers/pci/controller/dwc/pcie-designware.c > @@ -641,7 +641,7 @@ void dw_pcie_setup(struct dw_pcie *pci) > if (pci->n_fts[1]) { > val = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL); > val &= ~PORT_LOGIC_N_FTS_MASK; > - val |= pci->n_fts[pci->link_gen - 1]; > + val |= pci->n_fts[1]; > dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, val); > } > > -- > 2.17.1 > ^ permalink raw reply [flat|nested] 10+ messages in thread
* [PATCH V2] PCI: dwc: Fix n_fts[] array overrun 2022-09-19 14:31 [PATCH V1] PCI: dwc: Fixes N_FTS setup Vidya Sagar 2022-09-19 17:29 ` Bjorn Helgaas 2022-09-23 20:57 ` Han Jingoo @ 2022-09-26 11:19 ` Vidya Sagar 2022-09-29 2:04 ` Han Jingoo ` (2 more replies) 2 siblings, 3 replies; 10+ messages in thread From: Vidya Sagar @ 2022-09-26 11:19 UTC (permalink / raw) To: jingoohan1, gustavo.pimentel, lpieralisi, robh, kw, bhelgaas Cc: linux-pci, linux-kernel, kthota, mmaddireddy, vidyas, sagar.tv commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") incorrectly uses pci->link_gen in deriving the index to the n_fts[] array also introducing the issue of accessing beyond the boundaries of array for greater than Gen-2 speeds. This change fixes that issue. Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup") Signed-off-by: Vidya Sagar <vidyas@nvidia.com> Acked-by: Jingoo Han <jingoohan1@gmail.com> --- V2: * Addressed review comments from Bjorn * Added "Acked-by: Jingoo Han <jingoohan1@gmail.com>" drivers/pci/controller/dwc/pcie-designware.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c index 650a7f22f9d0..3df687667f27 100644 --- a/drivers/pci/controller/dwc/pcie-designware.c +++ b/drivers/pci/controller/dwc/pcie-designware.c @@ -649,7 +649,7 @@ void dw_pcie_setup(struct dw_pcie *pci) if (pci->n_fts[1]) { val = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL); val &= ~PORT_LOGIC_N_FTS_MASK; - val |= pci->n_fts[pci->link_gen - 1]; + val |= pci->n_fts[1]; dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, val); } -- 2.17.1 ^ permalink raw reply related [flat|nested] 10+ messages in thread
* Re: [PATCH V2] PCI: dwc: Fix n_fts[] array overrun 2022-09-26 11:19 ` [PATCH V2] PCI: dwc: Fix n_fts[] array overrun Vidya Sagar @ 2022-09-29 2:04 ` Han Jingoo 2022-09-29 4:57 ` Vidya Sagar 2022-10-04 21:50 ` Rob Herring 2022-10-27 8:15 ` Lorenzo Pieralisi 2 siblings, 1 reply; 10+ messages in thread From: Han Jingoo @ 2022-09-29 2:04 UTC (permalink / raw) To: Vidya Sagar Cc: gustavo.pimentel, lpieralisi, robh, kw, bhelgaas, linux-pci, linux-kernel, kthota, mmaddireddy, sagar.tv On Mon, Sep 26, 2022, Vidya Sagar <vidyas@nvidia.com> wrote: > > commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") > incorrectly uses pci->link_gen in deriving the index to the > n_fts[] array also introducing the issue of accessing beyond the > boundaries of array for greater than Gen-2 speeds. This change fixes > that issue. Dear Vidya, I am just ok with this patch. By the way, do we need another patch to generalize this setting? Currently, this code targets only Gen1 and Gen2. But, in my opinion, it is possible that this driver can be used for more than Gen2, later. PCIe Gen6 standard is available and Synopsys has their solution for Gen6. So, would you send a new patch to generalize this thing, later? Thank you. Best regards, Jingoo Han > > Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup") > Signed-off-by: Vidya Sagar <vidyas@nvidia.com> > Acked-by: Jingoo Han <jingoohan1@gmail.com> > --- > V2: > * Addressed review comments from Bjorn > * Added "Acked-by: Jingoo Han <jingoohan1@gmail.com>" > > drivers/pci/controller/dwc/pcie-designware.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c > index 650a7f22f9d0..3df687667f27 100644 > --- a/drivers/pci/controller/dwc/pcie-designware.c > +++ b/drivers/pci/controller/dwc/pcie-designware.c > @@ -649,7 +649,7 @@ void dw_pcie_setup(struct dw_pcie *pci) > if (pci->n_fts[1]) { > val = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL); > val &= ~PORT_LOGIC_N_FTS_MASK; > - val |= pci->n_fts[pci->link_gen - 1]; > + val |= pci->n_fts[1]; > dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, val); > } > > -- > 2.17.1 > ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH V2] PCI: dwc: Fix n_fts[] array overrun 2022-09-29 2:04 ` Han Jingoo @ 2022-09-29 4:57 ` Vidya Sagar 2022-09-29 16:49 ` Han Jingoo 0 siblings, 1 reply; 10+ messages in thread From: Vidya Sagar @ 2022-09-29 4:57 UTC (permalink / raw) To: Han Jingoo Cc: gustavo.pimentel, lpieralisi, robh, kw, bhelgaas, linux-pci, linux-kernel, kthota, mmaddireddy, sagar.tv On 9/29/2022 7:34 AM, Han Jingoo wrote: > External email: Use caution opening links or attachments > > > On Mon, Sep 26, 2022, Vidya Sagar <vidyas@nvidia.com> wrote: >> >> commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") >> incorrectly uses pci->link_gen in deriving the index to the >> n_fts[] array also introducing the issue of accessing beyond the >> boundaries of array for greater than Gen-2 speeds. This change fixes >> that issue. > > Dear Vidya, > > I am just ok with this patch. By the way, do we need another patch to generalize > this setting? Currently, this code targets only Gen1 and Gen2. But, in > my opinion, > it is possible that this driver can be used for more than Gen2, > later. PCIe Gen6 > standard is available and Synopsys has their solution for Gen6. So, would you > send a new patch to generalize this thing, later? > Thank you. As I mentioned in the commit message, current code is incorrectly using 'gen' in the index and ideally n_fts programming has nothing to do with the speed and hence I tried to remove the 'gen' reference in the current patch. So, the same code (after applying this patch) should work for any future Synopsys IP versions supporting higher speeds. Thanks, Vidya Sagar > > Best regards, > Jingoo Han > >> >> Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup") >> Signed-off-by: Vidya Sagar <vidyas@nvidia.com> >> Acked-by: Jingoo Han <jingoohan1@gmail.com> >> --- >> V2: >> * Addressed review comments from Bjorn >> * Added "Acked-by: Jingoo Han <jingoohan1@gmail.com>" >> >> drivers/pci/controller/dwc/pcie-designware.c | 2 +- >> 1 file changed, 1 insertion(+), 1 deletion(-) >> >> diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c >> index 650a7f22f9d0..3df687667f27 100644 >> --- a/drivers/pci/controller/dwc/pcie-designware.c >> +++ b/drivers/pci/controller/dwc/pcie-designware.c >> @@ -649,7 +649,7 @@ void dw_pcie_setup(struct dw_pcie *pci) >> if (pci->n_fts[1]) { >> val = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL); >> val &= ~PORT_LOGIC_N_FTS_MASK; >> - val |= pci->n_fts[pci->link_gen - 1]; >> + val |= pci->n_fts[1]; >> dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, val); >> } >> >> -- >> 2.17.1 >> ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH V2] PCI: dwc: Fix n_fts[] array overrun 2022-09-29 4:57 ` Vidya Sagar @ 2022-09-29 16:49 ` Han Jingoo 0 siblings, 0 replies; 10+ messages in thread From: Han Jingoo @ 2022-09-29 16:49 UTC (permalink / raw) To: Vidya Sagar Cc: gustavo.pimentel, lpieralisi, robh, kw, bhelgaas, linux-pci, linux-kernel, kthota, mmaddireddy, sagar.tv On Wed, Sep 28, 2022 Vidya Sagar <vidyas@nvidia.com> wrote: > On 9/29/2022 7:34 AM, Han Jingoo wrote: > > External email: Use caution opening links or attachments > > > > > > On Mon, Sep 26, 2022, Vidya Sagar <vidyas@nvidia.com> wrote: > >> > >> commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") > >> incorrectly uses pci->link_gen in deriving the index to the > >> n_fts[] array also introducing the issue of accessing beyond the > >> boundaries of array for greater than Gen-2 speeds. This change fixes > >> that issue. > > > > Dear Vidya, > > > > I am just ok with this patch. By the way, do we need another patch to generalize > > this setting? Currently, this code targets only Gen1 and Gen2. But, in > > my opinion, > > it is possible that this driver can be used for more than Gen2, > > later. PCIe Gen6 > > standard is available and Synopsys has their solution for Gen6. So, would you > > send a new patch to generalize this thing, later? > > Thank you. > > As I mentioned in the commit message, current code is incorrectly using > 'gen' in the index and ideally n_fts programming has nothing to do with > the speed and hence I tried to remove the 'gen' reference in the current > patch. So, the same code (after applying this patch) should work for any > future Synopsys IP versions supporting higher speeds. I see. Thank you for your confirmation. Best regards, Jingoo Han > > Thanks, > Vidya Sagar > > > > > Best regards, > > Jingoo Han > > > >> > >> Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup") > >> Signed-off-by: Vidya Sagar <vidyas@nvidia.com> > >> Acked-by: Jingoo Han <jingoohan1@gmail.com> > >> --- > >> V2: > >> * Addressed review comments from Bjorn > >> * Added "Acked-by: Jingoo Han <jingoohan1@gmail.com>" > >> > >> drivers/pci/controller/dwc/pcie-designware.c | 2 +- > >> 1 file changed, 1 insertion(+), 1 deletion(-) > >> > >> diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c > >> index 650a7f22f9d0..3df687667f27 100644 > >> --- a/drivers/pci/controller/dwc/pcie-designware.c > >> +++ b/drivers/pci/controller/dwc/pcie-designware.c > >> @@ -649,7 +649,7 @@ void dw_pcie_setup(struct dw_pcie *pci) > >> if (pci->n_fts[1]) { > >> val = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL); > >> val &= ~PORT_LOGIC_N_FTS_MASK; > >> - val |= pci->n_fts[pci->link_gen - 1]; > >> + val |= pci->n_fts[1]; > >> dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, val); > >> } > >> > >> -- > >> 2.17.1 > >> ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH V2] PCI: dwc: Fix n_fts[] array overrun 2022-09-26 11:19 ` [PATCH V2] PCI: dwc: Fix n_fts[] array overrun Vidya Sagar 2022-09-29 2:04 ` Han Jingoo @ 2022-10-04 21:50 ` Rob Herring 2022-10-10 5:51 ` Vidya Sagar 2022-10-27 8:15 ` Lorenzo Pieralisi 2 siblings, 1 reply; 10+ messages in thread From: Rob Herring @ 2022-10-04 21:50 UTC (permalink / raw) To: Vidya Sagar Cc: jingoohan1, gustavo.pimentel, lpieralisi, kw, bhelgaas, linux-pci, linux-kernel, kthota, mmaddireddy, sagar.tv On Mon, Sep 26, 2022 at 6:19 AM Vidya Sagar <vidyas@nvidia.com> wrote: > > commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") > incorrectly uses pci->link_gen in deriving the index to the > n_fts[] array also introducing the issue of accessing beyond the > boundaries of array for greater than Gen-2 speeds. This change fixes > that issue. > > Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup") > Signed-off-by: Vidya Sagar <vidyas@nvidia.com> > Acked-by: Jingoo Han <jingoohan1@gmail.com> > --- > V2: > * Addressed review comments from Bjorn > * Added "Acked-by: Jingoo Han <jingoohan1@gmail.com>" > > drivers/pci/controller/dwc/pcie-designware.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) Reviewed-by: Rob Herring <robh@kernel.org> ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH V2] PCI: dwc: Fix n_fts[] array overrun 2022-10-04 21:50 ` Rob Herring @ 2022-10-10 5:51 ` Vidya Sagar 0 siblings, 0 replies; 10+ messages in thread From: Vidya Sagar @ 2022-10-10 5:51 UTC (permalink / raw) To: lpieralisi Cc: Rob Herring, jingoohan1, gustavo.pimentel, kw, bhelgaas, linux-pci, linux-kernel, kthota, mmaddireddy, sagar.tv Hi Lorenzo, Do you have any further comments for this patch? Thanks, Vidya Sagar On 10/5/2022 3:20 AM, Rob Herring wrote: > External email: Use caution opening links or attachments > > > On Mon, Sep 26, 2022 at 6:19 AM Vidya Sagar <vidyas@nvidia.com> wrote: >> >> commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") >> incorrectly uses pci->link_gen in deriving the index to the >> n_fts[] array also introducing the issue of accessing beyond the >> boundaries of array for greater than Gen-2 speeds. This change fixes >> that issue. >> >> Fixes: aeaa0bfe8965 ("PCI: dwc: Move N_FTS setup to common setup") >> Signed-off-by: Vidya Sagar <vidyas@nvidia.com> >> Acked-by: Jingoo Han <jingoohan1@gmail.com> >> --- >> V2: >> * Addressed review comments from Bjorn >> * Added "Acked-by: Jingoo Han <jingoohan1@gmail.com>" >> >> drivers/pci/controller/dwc/pcie-designware.c | 2 +- >> 1 file changed, 1 insertion(+), 1 deletion(-) > > Reviewed-by: Rob Herring <robh@kernel.org> > ^ permalink raw reply [flat|nested] 10+ messages in thread
* Re: [PATCH V2] PCI: dwc: Fix n_fts[] array overrun 2022-09-26 11:19 ` [PATCH V2] PCI: dwc: Fix n_fts[] array overrun Vidya Sagar 2022-09-29 2:04 ` Han Jingoo 2022-10-04 21:50 ` Rob Herring @ 2022-10-27 8:15 ` Lorenzo Pieralisi 2 siblings, 0 replies; 10+ messages in thread From: Lorenzo Pieralisi @ 2022-10-27 8:15 UTC (permalink / raw) To: robh, jingoohan1, Vidya Sagar, bhelgaas, kw, gustavo.pimentel Cc: Lorenzo Pieralisi, linux-kernel, linux-pci, kthota, mmaddireddy, sagar.tv On Mon, 26 Sep 2022 16:49:23 +0530, Vidya Sagar wrote: > commit aeaa0bfe89654 ("PCI: dwc: Move N_FTS setup to common setup") > incorrectly uses pci->link_gen in deriving the index to the > n_fts[] array also introducing the issue of accessing beyond the > boundaries of array for greater than Gen-2 speeds. This change fixes > that issue. > > > [...] Applied to pci/dwc, thanks! [1/1] PCI: dwc: Fix n_fts[] array overrun https://git.kernel.org/lpieralisi/pci/c/66110361281b Thanks, Lorenzo ^ permalink raw reply [flat|nested] 10+ messages in thread
end of thread, other threads:[~2022-10-27 8:15 UTC | newest] Thread overview: 10+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2022-09-19 14:31 [PATCH V1] PCI: dwc: Fixes N_FTS setup Vidya Sagar 2022-09-19 17:29 ` Bjorn Helgaas 2022-09-23 20:57 ` Han Jingoo 2022-09-26 11:19 ` [PATCH V2] PCI: dwc: Fix n_fts[] array overrun Vidya Sagar 2022-09-29 2:04 ` Han Jingoo 2022-09-29 4:57 ` Vidya Sagar 2022-09-29 16:49 ` Han Jingoo 2022-10-04 21:50 ` Rob Herring 2022-10-10 5:51 ` Vidya Sagar 2022-10-27 8:15 ` Lorenzo Pieralisi
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).