* [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
[not found] <CGME20200807133152eucas1p1d83611a984f5c5d875192d08e2f5711f@eucas1p1.samsung.com>
@ 2020-08-07 13:31 ` Marek Szyprowski
2020-08-10 2:58 ` Chanwoo Choi
` (2 more replies)
0 siblings, 3 replies; 11+ messages in thread
From: Marek Szyprowski @ 2020-08-07 13:31 UTC (permalink / raw)
To: linux-clk, linux-pm, linux-samsung-soc
Cc: Marek Szyprowski, Sylwester Nawrocki, Chanwoo Choi,
Krzysztof Kozlowski, Bartlomiej Zolnierkiewicz, Lukasz Luba,
Stephen Boyd
BPLL clock must not be disabled because it is needed for proper DRAM
operation. This is normally handled by respective memory devfreq driver,
but when that driver is not yet probed or its probe has been deferred the
clock might got disabled what causes board hang. Fix this by calling
clk_prepare_enable() directly from the clock provider driver.
Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
Tested-by: Lukasz Luba <lukasz.luba@arm.com>
Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
---
drivers/clk/samsung/clk-exynos5420.c | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk-exynos5420.c
index fea33399a632..521cbbfc0987 100644
--- a/drivers/clk/samsung/clk-exynos5420.c
+++ b/drivers/clk/samsung/clk-exynos5420.c
@@ -1655,6 +1655,11 @@ static void __init exynos5x_clk_init(struct device_node *np,
* main G3D clock enablement status.
*/
clk_prepare_enable(__clk_lookup("mout_sw_aclk_g3d"));
+ /*
+ * Keep top BPLL mux enabled permanently to ensure that DRAM operates
+ * properly.
+ */
+ clk_prepare_enable(__clk_lookup("mout_bpll"));
samsung_clk_of_add_provider(np, ctx);
}
--
2.17.1
^ permalink raw reply related [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-08-07 13:31 ` [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled Marek Szyprowski
@ 2020-08-10 2:58 ` Chanwoo Choi
2020-08-11 11:31 ` Sylwester Nawrocki
2020-08-19 3:14 ` Stephen Boyd
2 siblings, 0 replies; 11+ messages in thread
From: Chanwoo Choi @ 2020-08-10 2:58 UTC (permalink / raw)
To: Marek Szyprowski, linux-clk, linux-pm, linux-samsung-soc
Cc: Sylwester Nawrocki, Krzysztof Kozlowski,
Bartlomiej Zolnierkiewicz, Lukasz Luba, Stephen Boyd
Hi Marek,
On 8/7/20 10:31 PM, Marek Szyprowski wrote:
> BPLL clock must not be disabled because it is needed for proper DRAM
> operation. This is normally handled by respective memory devfreq driver,
> but when that driver is not yet probed or its probe has been deferred the
> clock might got disabled what causes board hang. Fix this by calling
> clk_prepare_enable() directly from the clock provider driver.
>
> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
> Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
> Tested-by: Lukasz Luba <lukasz.luba@arm.com>
> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
> ---
> drivers/clk/samsung/clk-exynos5420.c | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk-exynos5420.c
> index fea33399a632..521cbbfc0987 100644
> --- a/drivers/clk/samsung/clk-exynos5420.c
> +++ b/drivers/clk/samsung/clk-exynos5420.c
> @@ -1655,6 +1655,11 @@ static void __init exynos5x_clk_init(struct device_node *np,
> * main G3D clock enablement status.
> */
> clk_prepare_enable(__clk_lookup("mout_sw_aclk_g3d"));
> + /*
> + * Keep top BPLL mux enabled permanently to ensure that DRAM operates
> + * properly.
> + */
> + clk_prepare_enable(__clk_lookup("mout_bpll"));
>
> samsung_clk_of_add_provider(np, ctx);
> }
>
Thanks.
Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
--
Best Regards,
Chanwoo Choi
Samsung Electronics
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-08-07 13:31 ` [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled Marek Szyprowski
2020-08-10 2:58 ` Chanwoo Choi
@ 2020-08-11 11:31 ` Sylwester Nawrocki
2020-08-19 3:12 ` Stephen Boyd
2020-08-19 3:14 ` Stephen Boyd
2 siblings, 1 reply; 11+ messages in thread
From: Sylwester Nawrocki @ 2020-08-11 11:31 UTC (permalink / raw)
To: Marek Szyprowski
Cc: linux-clk, linux-pm, linux-samsung-soc, Chanwoo Choi,
Krzysztof Kozlowski, Bartlomiej Zolnierkiewicz, Lukasz Luba,
Stephen Boyd
On 8/7/20 15:31, Marek Szyprowski wrote:
> BPLL clock must not be disabled because it is needed for proper DRAM
> operation. This is normally handled by respective memory devfreq driver,
> but when that driver is not yet probed or its probe has been deferred the
> clock might got disabled what causes board hang. Fix this by calling
> clk_prepare_enable() directly from the clock provider driver.
>
> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
> Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
> Tested-by: Lukasz Luba <lukasz.luba@arm.com>
> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
Should we add a "Fixes" tag so this commit gets backported down do the
kernels where the DMC driver was introduced?
Fixes: 6e7674c3c6df ("memory: Add DMC driver for Exynos5422") ?
> ---
> drivers/clk/samsung/clk-exynos5420.c | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk-exynos5420.c
> index fea33399a632..521cbbfc0987 100644
> --- a/drivers/clk/samsung/clk-exynos5420.c
> +++ b/drivers/clk/samsung/clk-exynos5420.c
> @@ -1655,6 +1655,11 @@ static void __init exynos5x_clk_init(struct device_node *np,
> * main G3D clock enablement status.
> */
> clk_prepare_enable(__clk_lookup("mout_sw_aclk_g3d"));
> + /*
> + * Keep top BPLL mux enabled permanently to ensure that DRAM operates
> + * properly.
> + */
> + clk_prepare_enable(__clk_lookup("mout_bpll"));
I'm going to apply the patch and then these two as a follow up:
https://patchwork.kernel.org/patch/11709097
https://patchwork.kernel.org/patch/11709101
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-08-11 11:31 ` Sylwester Nawrocki
@ 2020-08-19 3:12 ` Stephen Boyd
0 siblings, 0 replies; 11+ messages in thread
From: Stephen Boyd @ 2020-08-19 3:12 UTC (permalink / raw)
To: Marek Szyprowski, Sylwester Nawrocki
Cc: linux-clk, linux-pm, linux-samsung-soc, Chanwoo Choi,
Krzysztof Kozlowski, Bartlomiej Zolnierkiewicz, Lukasz Luba
Quoting Sylwester Nawrocki (2020-08-11 04:31:30)
> On 8/7/20 15:31, Marek Szyprowski wrote:
> > BPLL clock must not be disabled because it is needed for proper DRAM
> > operation. This is normally handled by respective memory devfreq driver,
> > but when that driver is not yet probed or its probe has been deferred the
> > clock might got disabled what causes board hang. Fix this by calling
> > clk_prepare_enable() directly from the clock provider driver.
> >
> > Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
> > Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
> > Tested-by: Lukasz Luba <lukasz.luba@arm.com>
> > Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
>
> Should we add a "Fixes" tag so this commit gets backported down do the
> kernels where the DMC driver was introduced?
>
> Fixes: 6e7674c3c6df ("memory: Add DMC driver for Exynos5422") ?
I've recently discovered that stable trees aren't checking for Fixes
tags. So we have to put both a Fixes tag and a Cc stable on the patch
to make sure it gets applied to stable trees. Otherwise it's up to the
robot to figure out that a Fixes tag means maybe this is important.
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-08-07 13:31 ` [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled Marek Szyprowski
2020-08-10 2:58 ` Chanwoo Choi
2020-08-11 11:31 ` Sylwester Nawrocki
@ 2020-08-19 3:14 ` Stephen Boyd
2020-08-23 10:12 ` Sylwester Nawrocki
2 siblings, 1 reply; 11+ messages in thread
From: Stephen Boyd @ 2020-08-19 3:14 UTC (permalink / raw)
To: Marek Szyprowski, linux-clk, linux-pm, linux-samsung-soc
Cc: Marek Szyprowski, Sylwester Nawrocki, Chanwoo Choi,
Krzysztof Kozlowski, Bartlomiej Zolnierkiewicz, Lukasz Luba
Quoting Marek Szyprowski (2020-08-07 06:31:43)
> BPLL clock must not be disabled because it is needed for proper DRAM
> operation. This is normally handled by respective memory devfreq driver,
> but when that driver is not yet probed or its probe has been deferred the
> clock might got disabled what causes board hang. Fix this by calling
> clk_prepare_enable() directly from the clock provider driver.
>
> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
> Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
> Tested-by: Lukasz Luba <lukasz.luba@arm.com>
> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
> ---
Can I pick this up for clk-fixes?
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-08-19 3:14 ` Stephen Boyd
@ 2020-08-23 10:12 ` Sylwester Nawrocki
2020-08-24 10:28 ` Sylwester Nawrocki
0 siblings, 1 reply; 11+ messages in thread
From: Sylwester Nawrocki @ 2020-08-23 10:12 UTC (permalink / raw)
To: Stephen Boyd, linux-samsung-soc
Cc: Marek Szyprowski, linux-clk, linux-pm, Sylwester Nawrocki,
Chanwoo Choi, Krzysztof Kozlowski, Bartlomiej Zolnierkiewicz,
Lukasz Luba
On 8/19/20 05:14, Stephen Boyd wrote:
> Quoting Marek Szyprowski (2020-08-07 06:31:43)
>> BPLL clock must not be disabled because it is needed for proper DRAM
>> operation. This is normally handled by respective memory devfreq driver,
>> but when that driver is not yet probed or its probe has been deferred the
>> clock might got disabled what causes board hang. Fix this by calling
>> clk_prepare_enable() directly from the clock provider driver.
>>
>> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
>> Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
>> Tested-by: Lukasz Luba <lukasz.luba@arm.com>
>> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
>> ---
>
> Can I pick this up for clk-fixes?
Sure, thanks for taking care of this.
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-08-23 10:12 ` Sylwester Nawrocki
@ 2020-08-24 10:28 ` Sylwester Nawrocki
2020-08-24 10:31 ` Krzysztof Kozlowski
0 siblings, 1 reply; 11+ messages in thread
From: Sylwester Nawrocki @ 2020-08-24 10:28 UTC (permalink / raw)
To: Stephen Boyd
Cc: linux-samsung-soc, Marek Szyprowski, linux-clk, linux-pm,
Chanwoo Choi, Krzysztof Kozlowski, Bartlomiej Zolnierkiewicz,
Lukasz Luba
On 8/23/20 12:12, Sylwester Nawrocki wrote:
> On 8/19/20 05:14, Stephen Boyd wrote:
>> Quoting Marek Szyprowski (2020-08-07 06:31:43)
>>> BPLL clock must not be disabled because it is needed for proper DRAM
>>> operation. This is normally handled by respective memory devfreq driver,
>>> but when that driver is not yet probed or its probe has been deferred
>>> the
>>> clock might got disabled what causes board hang. Fix this by calling
>>> clk_prepare_enable() directly from the clock provider driver.
>>>
>>> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
>>> Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
>>> Tested-by: Lukasz Luba <lukasz.luba@arm.com>
>>> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
>>> ---
>>
>> Can I pick this up for clk-fixes?
>
> Sure, thanks for taking care of this.
OTOH, I planned to queue that patch for next merged window, together
with a patch that depends on that one, since the fix is not for an issue
introduced in the last merge window.
I guess it's better to avoid pulling (part of) the clk-fixes branch to
the clk/samsung tree for next merge window?
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-08-24 10:28 ` Sylwester Nawrocki
@ 2020-08-24 10:31 ` Krzysztof Kozlowski
2020-09-02 9:24 ` Sylwester Nawrocki
0 siblings, 1 reply; 11+ messages in thread
From: Krzysztof Kozlowski @ 2020-08-24 10:31 UTC (permalink / raw)
To: Sylwester Nawrocki
Cc: Stephen Boyd, linux-samsung-soc, Marek Szyprowski, linux-clk,
linux-pm, Chanwoo Choi, Bartlomiej Zolnierkiewicz, Lukasz Luba
On Mon, Aug 24, 2020 at 12:28:51PM +0200, Sylwester Nawrocki wrote:
> On 8/23/20 12:12, Sylwester Nawrocki wrote:
> > On 8/19/20 05:14, Stephen Boyd wrote:
> > > Quoting Marek Szyprowski (2020-08-07 06:31:43)
> > > > BPLL clock must not be disabled because it is needed for proper DRAM
> > > > operation. This is normally handled by respective memory devfreq driver,
> > > > but when that driver is not yet probed or its probe has been
> > > > deferred the
> > > > clock might got disabled what causes board hang. Fix this by calling
> > > > clk_prepare_enable() directly from the clock provider driver.
> > > >
> > > > Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
> > > > Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
> > > > Tested-by: Lukasz Luba <lukasz.luba@arm.com>
> > > > Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
> > > > ---
> > >
> > > Can I pick this up for clk-fixes?
> >
> > Sure, thanks for taking care of this.
>
> OTOH, I planned to queue that patch for next merged window, together with a
> patch that depends on that one, since the fix is not for an issue
> introduced in the last merge window.
> I guess it's better to avoid pulling (part of) the clk-fixes branch to
> the clk/samsung tree for next merge window?
All current multi_v7 and some of exynos defconfig boots fail on Odroid
XU3-family, starting from v5.9-rc1. On kernelci and my boot systems. If
I understand correctly, this is a fix for this issue, so it should go as
fast as possible to v5.9 cycle.
Otherwise we cannot test anything. The current v5.9 RC is then simply broken.
Best regards,
Krzysztof
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-08-24 10:31 ` Krzysztof Kozlowski
@ 2020-09-02 9:24 ` Sylwester Nawrocki
2020-09-15 12:43 ` Sylwester Nawrocki
0 siblings, 1 reply; 11+ messages in thread
From: Sylwester Nawrocki @ 2020-09-02 9:24 UTC (permalink / raw)
To: Krzysztof Kozlowski, Stephen Boyd
Cc: linux-samsung-soc, Marek Szyprowski, linux-clk, linux-pm,
Chanwoo Choi, Bartlomiej Zolnierkiewicz, Lukasz Luba
On 24.08.2020 12:31, Krzysztof Kozlowski wrote:
> On Mon, Aug 24, 2020 at 12:28:51PM +0200, Sylwester Nawrocki wrote:
>> On 8/23/20 12:12, Sylwester Nawrocki wrote:
>>> On 8/19/20 05:14, Stephen Boyd wrote:
>>>> Quoting Marek Szyprowski (2020-08-07 06:31:43)
>>>>> BPLL clock must not be disabled because it is needed for proper DRAM
>>>>> operation. This is normally handled by respective memory devfreq driver,
>>>>> but when that driver is not yet probed or its probe has been
>>>>> deferred the
>>>>> clock might got disabled what causes board hang. Fix this by calling
>>>>> clk_prepare_enable() directly from the clock provider driver.
>>>>>
>>>>> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
>>>>> Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
>>>>> Tested-by: Lukasz Luba <lukasz.luba@arm.com>
>>>>> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
>>>>> ---
>>>>
>>>> Can I pick this up for clk-fixes?
>>>
>>> Sure, thanks for taking care of this.
>>
>> OTOH, I planned to queue that patch for next merged window, together
>> with a patch that depends on that one, since the fix is not for an issue
>> introduced in the last merge window.
>> I guess it's better to avoid pulling (part of) the clk-fixes branch to
>> the clk/samsung tree for next merge window?
>
> All current multi_v7 and some of exynos defconfig boots fail on Odroid
> XU3-family, starting from v5.9-rc1. On kernelci and my boot systems. If
> I understand correctly, this is a fix for this issue, so it should go as
> fast as possible to v5.9 cycle.
>
> Otherwise we cannot test anything. The current v5.9 RC is then simply
> broken.
Right, we need that patch in v5.9. Stephen, can you please apply
the patch to your clk-fixes?
--
Thanks,
Sylwester
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-09-02 9:24 ` Sylwester Nawrocki
@ 2020-09-15 12:43 ` Sylwester Nawrocki
2020-09-15 16:17 ` Stephen Boyd
0 siblings, 1 reply; 11+ messages in thread
From: Sylwester Nawrocki @ 2020-09-15 12:43 UTC (permalink / raw)
To: Krzysztof Kozlowski, Stephen Boyd
Cc: linux-samsung-soc, Marek Szyprowski, linux-clk, linux-pm,
Chanwoo Choi, Bartlomiej Zolnierkiewicz, Lukasz Luba
On 02.09.2020 11:24, Sylwester Nawrocki wrote:
> On 24.08.2020 12:31, Krzysztof Kozlowski wrote:
>> On Mon, Aug 24, 2020 at 12:28:51PM +0200, Sylwester Nawrocki wrote:
>>> On 8/23/20 12:12, Sylwester Nawrocki wrote:
>>>> On 8/19/20 05:14, Stephen Boyd wrote:
>>>>> Quoting Marek Szyprowski (2020-08-07 06:31:43)
>>>>>> BPLL clock must not be disabled because it is needed for proper DRAM
>>>>>> operation. This is normally handled by respective memory devfreq driver,
>>>>>> but when that driver is not yet probed or its probe has been
>>>>>> deferred the
>>>>>> clock might got disabled what causes board hang. Fix this by calling
>>>>>> clk_prepare_enable() directly from the clock provider driver.
>>>>>>
>>>>>> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
>>>>>> Reviewed-by: Lukasz Luba <lukasz.luba@arm.com>
>>>>>> Tested-by: Lukasz Luba <lukasz.luba@arm.com>
>>>>>> Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
>>>>>> ---
>>>>>
>>>>> Can I pick this up for clk-fixes?
>>>>
>>>> Sure, thanks for taking care of this.
>>>
>>> OTOH, I planned to queue that patch for next merged window, together
>>> with a patch that depends on that one, since the fix is not for an issue
>>> introduced in the last merge window.
>>> I guess it's better to avoid pulling (part of) the clk-fixes branch to
>>> the clk/samsung tree for next merge window?
>>
>> All current multi_v7 and some of exynos defconfig boots fail on Odroid
>> XU3-family, starting from v5.9-rc1. On kernelci and my boot systems. If
>> I understand correctly, this is a fix for this issue, so it should go as
>> fast as possible to v5.9 cycle.
>>
>> Otherwise we cannot test anything. The current v5.9 RC is then simply
>> broken.
>
> Right, we need that patch in v5.9. Stephen, can you please apply
> the patch to your clk-fixes?
So I applied the patch to my tree and sent you a pull request
instead... :) I thought it will handling subsequent patches
that depend on that one more straightforward.
--
Regards,
Sylwester
^ permalink raw reply [flat|nested] 11+ messages in thread
* Re: [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled
2020-09-15 12:43 ` Sylwester Nawrocki
@ 2020-09-15 16:17 ` Stephen Boyd
0 siblings, 0 replies; 11+ messages in thread
From: Stephen Boyd @ 2020-09-15 16:17 UTC (permalink / raw)
To: Krzysztof Kozlowski, Sylwester Nawrocki
Cc: linux-samsung-soc, Marek Szyprowski, linux-clk, linux-pm,
Chanwoo Choi, Bartlomiej Zolnierkiewicz, Lukasz Luba
Quoting Sylwester Nawrocki (2020-09-15 05:43:07)
> On 02.09.2020 11:24, Sylwester Nawrocki wrote:
> > On 24.08.2020 12:31, Krzysztof Kozlowski wrote:
> >>> the clk/samsung tree for next merge window?
> >>
> >> All current multi_v7 and some of exynos defconfig boots fail on Odroid
> >> XU3-family, starting from v5.9-rc1. On kernelci and my boot systems. If
> >> I understand correctly, this is a fix for this issue, so it should go as
> >> fast as possible to v5.9 cycle.
> >>
> >> Otherwise we cannot test anything. The current v5.9 RC is then simply
> >> broken.
> >
> > Right, we need that patch in v5.9. Stephen, can you please apply
> > the patch to your clk-fixes?
>
> So I applied the patch to my tree and sent you a pull request
> instead... :) I thought it will handling subsequent patches
> that depend on that one more straightforward.
>
Great!
^ permalink raw reply [flat|nested] 11+ messages in thread
end of thread, other threads:[~2020-09-15 22:31 UTC | newest]
Thread overview: 11+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
[not found] <CGME20200807133152eucas1p1d83611a984f5c5d875192d08e2f5711f@eucas1p1.samsung.com>
2020-08-07 13:31 ` [PATCH v2] clk: samsung: Keep top BPLL mux on Exynos542x enabled Marek Szyprowski
2020-08-10 2:58 ` Chanwoo Choi
2020-08-11 11:31 ` Sylwester Nawrocki
2020-08-19 3:12 ` Stephen Boyd
2020-08-19 3:14 ` Stephen Boyd
2020-08-23 10:12 ` Sylwester Nawrocki
2020-08-24 10:28 ` Sylwester Nawrocki
2020-08-24 10:31 ` Krzysztof Kozlowski
2020-09-02 9:24 ` Sylwester Nawrocki
2020-09-15 12:43 ` Sylwester Nawrocki
2020-09-15 16:17 ` Stephen Boyd
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).