* [PATCH] arm64: dts: renesas: r8a779f0: Add SDHI0 support
@ 2022-06-03 23:39 Wolfram Sang
2022-06-09 8:54 ` Geert Uytterhoeven
0 siblings, 1 reply; 2+ messages in thread
From: Wolfram Sang @ 2022-06-03 23:39 UTC (permalink / raw)
To: linux-renesas-soc; +Cc: Wolfram Sang
Extracted from a larger BSP patch made by Linh Phung.
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
---
arch/arm64/boot/dts/renesas/r8a779f0.dtsi | 12 ++++++++++++
1 file changed, 12 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a779f0.dtsi b/arch/arm64/boot/dts/renesas/r8a779f0.dtsi
index d89064f86d85..8bff0095ef18 100644
--- a/arch/arm64/boot/dts/renesas/r8a779f0.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a779f0.dtsi
@@ -355,6 +355,18 @@ dmac1: dma-controller@e7351000 {
dma-channels = <16>;
};
+ mmc0: mmc@ee140000 {
+ compatible = "renesas,sdhi-r8a779f0",
+ "renesas,rcar-gen4-sdhi";
+ reg = <0 0xee140000 0 0x2000>;
+ interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 706>;
+ power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
+ resets = <&cpg 706>;
+ max-frequency = <200000000>;
+ status = "disabled";
+ };
+
gic: interrupt-controller@f1000000 {
compatible = "arm,gic-v3";
#interrupt-cells = <3>;
--
2.35.1
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] arm64: dts: renesas: r8a779f0: Add SDHI0 support
2022-06-03 23:39 [PATCH] arm64: dts: renesas: r8a779f0: Add SDHI0 support Wolfram Sang
@ 2022-06-09 8:54 ` Geert Uytterhoeven
0 siblings, 0 replies; 2+ messages in thread
From: Geert Uytterhoeven @ 2022-06-09 8:54 UTC (permalink / raw)
To: Wolfram Sang; +Cc: Linux-Renesas
Hi Wolfram,
On Sat, Jun 4, 2022 at 8:58 AM Wolfram Sang
<wsa+renesas@sang-engineering.com> wrote:
> Extracted from a larger BSP patch made by Linh Phung.
>
> Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Thanks for your patch!
> --- a/arch/arm64/boot/dts/renesas/r8a779f0.dtsi
> +++ b/arch/arm64/boot/dts/renesas/r8a779f0.dtsi
> @@ -355,6 +355,18 @@ dmac1: dma-controller@e7351000 {
> dma-channels = <16>;
> };
>
> + mmc0: mmc@ee140000 {
> + compatible = "renesas,sdhi-r8a779f0",
> + "renesas,rcar-gen4-sdhi";
> + reg = <0 0xee140000 0 0x2000>;
> + interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&cpg CPG_MOD 706>;
Missing SD0H clock.
Missing clock-names.
> + power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
> + resets = <&cpg 706>;
> + max-frequency = <200000000>;
> + status = "disabled";
> + };
> +
> gic: interrupt-controller@f1000000 {
> compatible = "arm,gic-v3";
> #interrupt-cells = <3>;
The rest LGTM.
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2022-06-09 8:56 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-06-03 23:39 [PATCH] arm64: dts: renesas: r8a779f0: Add SDHI0 support Wolfram Sang
2022-06-09 8:54 ` Geert Uytterhoeven
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).