* [PATCH 5/6] dt-bindings: add bindings for polarfire soc system controller
@ 2020-11-19 17:09 conor.dooley
2020-11-20 20:53 ` Rob Herring
0 siblings, 1 reply; 3+ messages in thread
From: conor.dooley @ 2020-11-19 17:09 UTC (permalink / raw)
To: robh+dt, jassisinghbrar, aou, paul.walmsley, palmer, devicetree,
linux-riscv
Cc: cyril.jean, david.abdurachmanov, daire.mcnamara, anup.patel,
atish.patra, Conor Dooley, lewis.hanly
From: Conor Dooley <conor.dooley@microchip.com>
Add device tree bindings for the MSS system controller on
the Microchip PolarFire SoC.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
---
.../microchip,mpfs_sys_controller.yaml | 50 +++++++++++++++++++
1 file changed, 50 insertions(+)
create mode 100644 Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml
diff --git a/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml b/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml
new file mode 100644
index 000000000000..a1c5bba5068c
--- /dev/null
+++ b/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml
@@ -0,0 +1,50 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/soc/microchip/microchip,mpfs_sys_controller.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: Microchip MPFS system controller
+
+maintainers:
+ - Conor Dooley <conor.dooley@microchip.com>
+
+properties:
+ compatible:
+ const: microchip,polarfire-soc-sys-controller # PolarFire
+
+ mbox-names:
+ maxItems: 1
+ description: name of the mailbox controller device node
+
+ mboxes:
+ maxItems: 1
+ description: |
+ phandle and index of the mailbox controller device node. It must be 0 (hardware supports only one channel).
+
+
+ "#address-cells":
+ const: 1
+
+ "#size-cells":
+ const: 1
+
+required:
+ - compatible
+ - mbox-names
+ - "#address-cells"
+ - "#size-cells"
+ - "mboxes"
+
+unevaluatedProperties: false
+additionalProperties: false
+
+examples:
+ - |
+ syscontroller@37020000 {
+ compatible = "microchip,polarfire-soc-sys-controller";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ mbox-names = "mbox-mpfs";
+ mboxes = <&mbox 0>;
+ };
--
2.17.1
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply related [flat|nested] 3+ messages in thread* Re: [PATCH 5/6] dt-bindings: add bindings for polarfire soc system controller
2020-11-19 17:09 [PATCH 5/6] dt-bindings: add bindings for polarfire soc system controller conor.dooley
@ 2020-11-20 20:53 ` Rob Herring
0 siblings, 0 replies; 3+ messages in thread
From: Rob Herring @ 2020-11-20 20:53 UTC (permalink / raw)
To: conor.dooley
Cc: devicetree, aou, lewis.hanly, david.abdurachmanov,
daire.mcnamara, anup.patel, jassisinghbrar, atish.patra, robh+dt,
palmer, paul.walmsley, cyril.jean, linux-riscv
On Thu, 19 Nov 2020 17:09:58 +0000, conor.dooley@microchip.com wrote:
> From: Conor Dooley <conor.dooley@microchip.com>
>
> Add device tree bindings for the MSS system controller on
> the Microchip PolarFire SoC.
>
> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
> ---
> .../microchip,mpfs_sys_controller.yaml | 50 +++++++++++++++++++
> 1 file changed, 50 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml
>
My bot found errors running 'make dt_binding_check' on your patch:
yamllint warnings/errors:
./Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml:23:111: [warning] line too long (113 > 110 characters) (line-length)
dtschema/dtc warnings/errors:
Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.example.dts:19.32-25.11: Warning (unit_address_vs_reg): /example-0/syscontroller@37020000: node has a unit name, but no reg or ranges property
See https://patchwork.ozlabs.org/patch/1403156
The base for the patch is generally the last rc1. Any dependencies
should be noted.
If you already ran 'make dt_binding_check' and didn't see the above
error(s), then make sure 'yamllint' is installed and dt-schema is up to
date:
pip3 install dtschema --upgrade
Please check and re-submit.
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 3+ messages in thread
* [PATCH 5/6] dt-bindings: add bindings for polarfire soc system controller
@ 2020-11-19 17:04 conor.dooley
0 siblings, 0 replies; 3+ messages in thread
From: conor.dooley @ 2020-11-19 17:04 UTC (permalink / raw)
To: robh+dt, jassisinghbrar, aou, paul.walmsley, palmer, devicetree,
linux-riscv
Cc: cyril.jean, david.abdurachmanov, daire.mcnamara, anup.patel,
atish.patra, Conor Dooley, lewis.hanly
From: Conor Dooley <conor.dooley@microchip.com>
Add device tree bindings for the MSS system controller on
the Microchip PolarFire SoC.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
---
.../microchip,mpfs_sys_controller.yaml | 50 +++++++++++++++++++
1 file changed, 50 insertions(+)
create mode 100644 Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml
diff --git a/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml b/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml
new file mode 100644
index 000000000000..a1c5bba5068c
--- /dev/null
+++ b/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml
@@ -0,0 +1,50 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/soc/microchip/microchip,mpfs_sys_controller.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: Microchip MPFS system controller
+
+maintainers:
+ - Conor Dooley <conor.dooley@microchip.com>
+
+properties:
+ compatible:
+ const: microchip,polarfire-soc-sys-controller # PolarFire
+
+ mbox-names:
+ maxItems: 1
+ description: name of the mailbox controller device node
+
+ mboxes:
+ maxItems: 1
+ description: |
+ phandle and index of the mailbox controller device node. It must be 0 (hardware supports only one channel).
+
+
+ "#address-cells":
+ const: 1
+
+ "#size-cells":
+ const: 1
+
+required:
+ - compatible
+ - mbox-names
+ - "#address-cells"
+ - "#size-cells"
+ - "mboxes"
+
+unevaluatedProperties: false
+additionalProperties: false
+
+examples:
+ - |
+ syscontroller@37020000 {
+ compatible = "microchip,polarfire-soc-sys-controller";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ mbox-names = "mbox-mpfs";
+ mboxes = <&mbox 0>;
+ };
--
2.17.1
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply related [flat|nested] 3+ messages in thread
end of thread, other threads:[~2020-11-20 20:53 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-11-19 17:09 [PATCH 5/6] dt-bindings: add bindings for polarfire soc system controller conor.dooley
2020-11-20 20:53 ` Rob Herring
-- strict thread matches above, loose matches on Subject: below --
2020-11-19 17:04 conor.dooley
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).