From: Atish Patra <atish.patra@wdc.com>
To: Jeremy Linton <jeremy.linton@arm.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>,
"Rafael J. Wysocki" <rafael@kernel.org>,
"Peter Zijlstra \(Intel\)" <peterz@infradead.org>,
Catalin Marinas <catalin.marinas@arm.com>,
Linus Walleij <linus.walleij@linaro.org>,
Palmer Dabbelt <palmer@sifive.com>,
Will Deacon <will.deacon@arm.com>,
Mauro Carvalho Chehab <mchehab+samsung@kernel.org>,
"linux-riscv@lists.infradead.org"
<linux-riscv@lists.infradead.org>, Ingo Molnar <mingo@kernel.org>,
Rob Herring <robh@kernel.org>, Anup Patel <anup@brainfault.org>,
Russell King <linux@armlinux.org.uk>,
Morten Rasmussen <morten.rasmussen@arm.com>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
Albert Ou <aou@eecs.berkeley.edu>,
Rob Herring <robh+dt@kernel.org>,
Paul Walmsley <paul.walmsley@sifive.com>,
Thomas Gleixner <tglx@linutronix.de>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Otto Sabart <ottosabart@seberm.com>,
Sudeep Holla <sudeep.holla@arm.com>,
"David S. Miller" <davem@davemloft.net>
Subject: Re: [PATCH v6 2/7] dt-binding: cpu-topology: Move cpu-map to a common binding.
Date: Mon, 3 Jun 2019 01:49:13 -0700 [thread overview]
Message-ID: <28118149-193d-2a8a-995a-2f1829e95c1c@wdc.com> (raw)
In-Reply-To: <0515d803-0da5-dcbe-3d3e-bb786b320d8b@arm.com>
On 5/30/19 1:55 PM, Jeremy Linton wrote:
> Hi,
>
> On 5/29/19 4:13 PM, Atish Patra wrote:
>> cpu-map binding can be used to described cpu topology for both
>> RISC-V & ARM. It makes more sense to move the binding to document
>> to a common place.
>>
>> The relevant discussion can be found here.
>> https://lkml.org/lkml/2018/11/6/19
>>
>> Signed-off-by: Atish Patra <atish.patra@wdc.com>
>> Reviewed-by: Sudeep Holla <sudeep.holla@arm.com>
>> Reviewed-by: Rob Herring <robh@kernel.org>
>> ---
>> .../topology.txt => cpu/cpu-topology.txt} | 82 +++++++++++++++----
>> 1 file changed, 66 insertions(+), 16 deletions(-)
>> rename Documentation/devicetree/bindings/{arm/topology.txt => cpu/cpu-topology.txt} (86%)
>>
>> diff --git a/Documentation/devicetree/bindings/arm/topology.txt b/Documentation/devicetree/bindings/cpu/cpu-topology.txt
>> similarity index 86%
>> rename from Documentation/devicetree/bindings/arm/topology.txt
>> rename to Documentation/devicetree/bindings/cpu/cpu-topology.txt
>> index 3b8febb46dad..069addccab14 100644
>> --- a/Documentation/devicetree/bindings/arm/topology.txt
>> +++ b/Documentation/devicetree/bindings/cpu/cpu-topology.txt
>> @@ -1,12 +1,12 @@
>> ===========================================
>> -ARM topology binding description
>> +CPU topology binding description
>> ===========================================
>>
>> ===========================================
>> 1 - Introduction
>> ===========================================
>>
>> -In an ARM system, the hierarchy of CPUs is defined through three entities that
>> +In a SMP system, the hierarchy of CPUs is defined through three entities that
>> are used to describe the layout of physical CPUs in the system:
>>
>> - socket
>> @@ -14,9 +14,6 @@ are used to describe the layout of physical CPUs in the system:
>> - core
>> - thread
>>
>> -The cpu nodes (bindings defined in [1]) represent the devices that
>> -correspond to physical CPUs and are to be mapped to the hierarchy levels.
>> -
>> The bottom hierarchy level sits at core or thread level depending on whether
>> symmetric multi-threading (SMT) is supported or not.
>>
>> @@ -25,33 +22,31 @@ threads existing in the system and map to the hierarchy level "thread" above.
>> In systems where SMT is not supported "cpu" nodes represent all cores present
>> in the system and map to the hierarchy level "core" above.
>>
>> -ARM topology bindings allow one to associate cpu nodes with hierarchical groups
>> +CPU topology bindings allow one to associate cpu nodes with hierarchical groups
>> corresponding to the system hierarchy; syntactically they are defined as device
>> tree nodes.
>>
>> -The remainder of this document provides the topology bindings for ARM, based
>> -on the Devicetree Specification, available from:
>> +Currently, only ARM/RISC-V intend to use this cpu topology binding but it may be
>> +used for any other architecture as well.
>>
>> -https://www.devicetree.org/specifications/
>> +The cpu nodes, as per bindings defined in [4], represent the devices that
>> +correspond to physical CPUs and are to be mapped to the hierarchy levels.
>>
>> -If not stated otherwise, whenever a reference to a cpu node phandle is made its
>> -value must point to a cpu node compliant with the cpu node bindings as
>> -documented in [1].
>> A topology description containing phandles to cpu nodes that are not compliant
>> -with bindings standardized in [1] is therefore considered invalid.
>> +with bindings standardized in [4] is therefore considered invalid.
>>
>> ===========================================
>> 2 - cpu-map node
>> ===========================================
>>
>> -The ARM CPU topology is defined within the cpu-map node, which is a direct
>> +The ARM/RISC-V CPU topology is defined within the cpu-map node, which is a direct
>> child of the cpus node and provides a container where the actual topology
>> nodes are listed.
>>
>> - cpu-map node
>>
>> - Usage: Optional - On ARM SMP systems provide CPUs topology to the OS.
>> - ARM uniprocessor systems do not require a topology
>> + Usage: Optional - On SMP systems provide CPUs topology to the OS.
>> + Uniprocessor systems do not require a topology
>> description and therefore should not define a
>> cpu-map node.
>>
>> @@ -494,8 +489,63 @@ cpus {
>> };
>> };
>>
>> +Example 3: HiFive Unleashed (RISC-V 64 bit, 4 core system)
>> +
>> +{
>> + #address-cells = <2>;
>> + #size-cells = <2>;
>> + compatible = "sifive,fu540g", "sifive,fu500";
>> + model = "sifive,hifive-unleashed-a00";
>> +
>> + ...
>> + cpus {
>> + #address-cells = <1>;
>> + #size-cells = <0>;
>> + cpu-map {
>> + cluster0 {
>> + core0 {
>> + cpu = <&CPU1>;
>> + };
>> + core1 {
>> + cpu = <&CPU2>;
>> + };
>> + core2 {
>> + cpu0 = <&CPU2>;
>> + };
>> + core3 {
>> + cpu0 = <&CPU3>;
>> + };
>> + };
>> + };
>
>
> <nit picking>
>
> While socket is optional, its probably a good idea to include the node
> in the example even if the result is the same.
Sure. I will update that.
That is because at least
> on arm64 the DT clusters=sockets decision had performance implications
> for larger systems.
>
> Assuring the socket information is correct is helpful by itself to avoid
> having to explain why a single socket machine is displaying some other
> value in lscpu.
>
Just for my understanding, can you give a example?
>
>
>> +
>> + CPU1: cpu@1 {
>> + device_type = "cpu";
>> + compatible = "sifive,rocket0", "riscv";
>> + reg = <0x1>;
>> + }
>> +
>> + CPU2: cpu@2 {
>> + device_type = "cpu";
>> + compatible = "sifive,rocket0", "riscv";
>> + reg = <0x2>;
>> + }
>> + CPU3: cpu@3 {
>> + device_type = "cpu";
>> + compatible = "sifive,rocket0", "riscv";
>> + reg = <0x3>;
>> + }
>> + CPU4: cpu@4 {
>> + device_type = "cpu";
>> + compatible = "sifive,rocket0", "riscv";
>> + reg = <0x4>;
>> + }
>> + }
>> +};
>> ===============================================================================
>> [1] ARM Linux kernel documentation
>> Documentation/devicetree/bindings/arm/cpus.yaml
>> [2] Devicetree NUMA binding description
>> Documentation/devicetree/bindings/numa.txt
>> +[3] RISC-V Linux kernel documentation
>> + Documentation/devicetree/bindings/riscv/cpus.txt
>> +[4] https://www.devicetree.org/specifications/
>>
>
>
> _______________________________________________
> linux-riscv mailing list
> linux-riscv@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-riscv
>
--
Regards,
Atish
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2019-06-03 8:49 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-29 21:13 [PATCH v6 0/7] Unify CPU topology across ARM & RISC-V Atish Patra
2019-05-29 21:13 ` [PATCH v6 1/7] Documentation: DT: arm: add support for sockets defining package boundaries Atish Patra
2019-05-29 23:39 ` Andrew F. Davis
2019-05-30 11:51 ` Morten Rasmussen
2019-05-30 12:56 ` Andrew F. Davis
2019-05-30 13:12 ` Morten Rasmussen
2019-05-31 9:41 ` Sudeep Holla
2019-05-30 21:42 ` Russell King - ARM Linux admin
2019-05-31 9:37 ` Sudeep Holla
2019-05-31 9:54 ` Morten Rasmussen
2019-05-29 21:13 ` [PATCH v6 2/7] dt-binding: cpu-topology: Move cpu-map to a common binding Atish Patra
2019-05-30 20:55 ` Jeremy Linton
2019-06-03 8:49 ` Atish Patra [this message]
2019-06-03 9:05 ` Sudeep Holla
2019-05-29 21:13 ` [PATCH v6 3/7] cpu-topology: Move cpu topology code to common code Atish Patra
2019-06-06 14:26 ` Atish Patra
2019-06-11 15:55 ` Will Deacon
2019-05-29 21:13 ` [PATCH v6 4/7] arm: Use common cpu_topology structure and functions Atish Patra
2019-06-06 14:25 ` Atish Patra
2019-05-29 21:13 ` [PATCH v6 5/7] RISC-V: Parse cpu topology during boot Atish Patra
2019-06-07 5:00 ` Paul Walmsley
2019-05-29 21:13 ` [PATCH v6 6/7] base: arch_topology: update Kconfig help description Atish Patra
2019-05-29 21:13 ` [PATCH v6 7/7] MAINTAINERS: Add an entry for generic architecture topology Atish Patra
2019-05-30 21:12 ` [PATCH v6 0/7] Unify CPU topology across ARM & RISC-V Jeremy Linton
2019-06-03 8:50 ` Atish Patra
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=28118149-193d-2a8a-995a-2f1829e95c1c@wdc.com \
--to=atish.patra@wdc.com \
--cc=anup@brainfault.org \
--cc=aou@eecs.berkeley.edu \
--cc=catalin.marinas@arm.com \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=jeremy.linton@arm.com \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux@armlinux.org.uk \
--cc=mark.rutland@arm.com \
--cc=mchehab+samsung@kernel.org \
--cc=mingo@kernel.org \
--cc=morten.rasmussen@arm.com \
--cc=ottosabart@seberm.com \
--cc=palmer@sifive.com \
--cc=paul.walmsley@sifive.com \
--cc=peterz@infradead.org \
--cc=rafael@kernel.org \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=sudeep.holla@arm.com \
--cc=tglx@linutronix.de \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).