linux-riscv.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
 messages from 2019-04-26 01:38:49 to 2019-05-08 07:31:03 UTC [more...]

[PATCH v2 00/14] introduce generic pte_{alloc,free}_one[_kernel]
 2019-05-08  6:17 UTC  (15+ messages)
` [PATCH v2 01/14] asm-generic, x86: introduce generic pte_{alloc, free}_one[_kernel]
` [PATCH v2 02/14] alpha: switch to generic version of pte allocation
` [PATCH v2 03/14] arm: "
` [PATCH v2 04/14] arm64: "
` [PATCH v2 05/14] csky: "
` [PATCH v2 06/14] hexagon: "
` [PATCH v2 07/14] m68k: sun3: "
` [PATCH v2 08/14] mips: "
` [PATCH v2 09/14] nds32: "
` [PATCH v2 10/14] nios2: "
` [PATCH v2 11/14] parisc: "
` [PATCH v2 12/14] riscv: "
` [PATCH v2 13/14] um: "
` [PATCH v2 14/14] unicore32: "

[PATCH v3 0/2] L2 cache controller support for SiFive FU540
 2019-05-08  5:49 UTC  (7+ messages)
` [PATCH v3 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller
` [PATCH v3 2/2] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs

[PATCH] riscv: fix locking violation in page fault handler
 2019-05-07 23:48 UTC  (6+ messages)

[PATCH v11 0/2] PWM support for HiFive Unleashed
 2019-05-07 16:27 UTC  (9+ messages)

[PATCH v3 v3 1/3] mtd: spi-nor: add support for is25wp256
 2019-05-07 15:59 UTC  (3+ messages)
` [PATCH v3 v3 2/3] mtd: spi-nor: add support to unlock flash device
` [PATCH v3 v3 3/3] mtd: spi-nor: add locking support for is25xxxxx device

[PATCH v3 v3 0/3] add support for is25wp256 spi-nor device
 2019-05-07 15:46 UTC 

[PATCH v2 v2 0/3] Extend dt bindings to support I2C on sifive devices and a fix broken IRQ in polling mode
 2019-05-07 15:27 UTC  (7+ messages)
` [PATCH v2 v2 1/3] dt-bindings: i2c: extend existing opencore bindings
` [PATCH v2 v2 2/3] i2c-ocore: sifive: add support for i2c device on FU540-c000 SoC
` [PATCH v2 v2 3/3] i2c-ocores: sifive: add polling mode workaround for FU540-C000 SoC

[PATCH 00/15] introduce generic pte_{alloc,free}_one[_kernel]
 2019-05-07  6:49 UTC  (29+ messages)
` [PATCH 01/15] asm-generic, x86: introduce generic pte_{alloc, free}_one[_kernel]
  ` [PATCH 01/15] asm-generic, x86: introduce generic pte_{alloc,free}_one[_kernel]
` [PATCH 02/15] alpha: switch to generic version of pte allocation
` [PATCH 03/15] arm: "
` [PATCH 04/15] arm64: "
` [PATCH 05/15] csky: "
` [PATCH 06/15] hexagon: "
` [PATCH 07/15] m68k: sun3: "
` [PATCH 08/15] mips: "
` [PATCH 09/15] nds32: "
` [PATCH 10/15] nios2: "
` [PATCH 11/15] parisc: "
` [PATCH 12/15] powerpc/nohash/64: "
` [PATCH 13/15] riscv: "
` [PATCH 14/15] um: "
` [PATCH 15/15] unicore32: "

[PATCH v1 v1 0/3] Add dt bindings to support I2C on sifive devices and a fix for polling mode i2c transfers
 2019-05-06 17:54 UTC  (8+ messages)
` [PATCH v1 v1 1/3] dt-bindings: i2c: add documentation for adding SiFive I2C driver
` [PATCH v1 v1 2/3] i2c-ocore: sifive: add support for i2c device on FU540-c000 SoC
` [PATCH v1 v1 3/3] i2c-ocores: sifive: add polling mode workaround for FU540-C000 SoC

[PATCH v2] EDAC support for SiFive SoCs
 2019-05-06 11:27 UTC  (2+ messages)
` [PATCH v2] edac: sifive: Add EDAC platform driver "

[PATCH] EDAC support for SiFive SoCs
 2019-05-06  9:50 UTC  (5+ messages)
` [PATCH] edac: sifive: Add EDAC platform driver "

[v2 PATCH] RISC-V: Add a PE/COFF compliant Image header
 2019-05-05  0:37 UTC  (2+ messages)

[PATCH v5 0/2] tty: serial: add DT bindings and serial driver for the SiFive FU540 UART
 2019-05-03 19:05 UTC  (14+ messages)
` [PATCH v5 1/2] dt-bindings: serial: add documentation for the SiFive UART driver
` [PATCH v5 2/2] tty: serial: add driver for the SiFive UART

[PATCH v2 0/2] L2 cache controller support for SiFive FU540
 2019-05-03 11:22 UTC  (5+ messages)
` [PATCH v2 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller
` [PATCH v2 2/2] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs

[PATCH v4 0/2] clk: add driver for the SiFive FU540 PRCI and PLLs it controls
 2019-05-02 22:11 UTC  (5+ messages)
` [PATCH v4 1/2] clk: analogbits: add Wide-Range PLL library
` [PATCH v4 2/2] clk: sifive: add a driver for the SiFive FU540 PRCI IP block

[PATCH v2 0/3] add support for is25wp256 spi-nor device
 2019-05-02  9:56 UTC  (10+ messages)
` [PATCH v2 1/3] mtd: spi-nor: add support for is25wp256
` [PATCH v2 2/3] mtd: spi-nor: add support to unlock flash device
` [PATCH v2 3/3] mtd: spi-nor: add locking support for is25xxxxx device

[PATCH 0/2] L2 cache controller support for SiFive FU540
 2019-05-02  9:35 UTC  (13+ messages)
` [PATCH 1/2] RISC-V: Add DT documentation for SiFive L2 Cache Controller
` [PATCH 2/2] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs

[PATCH v4 0/2] Two-stagged initial page table setup
 2019-05-02  5:02 UTC  (3+ messages)
` [PATCH v4 1/2] RISC-V: Fix memory reservation in setup_bootmem()
` [PATCH v4 2/2] RISC-V: Setup initial page tables in two stages

[PATCH] RISC-V: Add an Image header that boot loader can parse
 2019-05-01 20:32 UTC  (11+ messages)

lists.infradead.org mailing list memberships reminder
 2019-05-01 12:00 UTC 

[PATCH] RISC-V: Avoid using invalid intermediate translations
 2019-05-01  3:19 UTC  (2+ messages)

[PATCH] tty: Don't force RISCV SBI console as preferred console
 2019-05-01  0:25 UTC  (8+ messages)

[PATCH v6 0/3] Allow accessing CSR using CSR number
 2019-05-01  0:11 UTC  (2+ messages)

[PATCH v3 1/3] clk: analogbits: add Wide-Range PLL library
 2019-04-30 20:22 UTC  (19+ messages)
` [PATCH v3 2/3] dt-bindings: clk: add documentation for the SiFive PRCI driver
` [PATCH v3 3/3] clk: sifive: add a driver for the SiFive FU540 PRCI IP block

[PATCH] riscv: Support non-coherency memory model
 2019-04-30  3:29 UTC  (3+ messages)

[PATCH v3 1/3] RISC-V: Add RISC-V specific arch_match_cpu_phys_id
 2019-04-30  0:36 UTC  (2+ messages)

[PATCH v3 2/3] RISC-V: Implement nosmp commandline option
 2019-04-29 23:50 UTC  (2+ messages)

[PATCH] riscv: vdso: drop unnecessary cc-ldoption
 2019-04-29 23:40 UTC  (2+ messages)

[PATCH v2 0/3] TLB flush counters
 2019-04-29 21:29 UTC  (6+ messages)
` [PATCH v2 1/3] x86: Move DEBUG_TLBFLUSH option
` [PATCH v2 2/3] RISC-V: Enable TLBFLUSH counters for debug kernel
` [PATCH v2 3/3] RISC-V: Update tlb flush counters

[PATCH v3 0/3] TLB flush counters
 2019-04-29 21:27 UTC  (4+ messages)
` [PATCH v3 1/3] x86: Move DEBUG_TLBFLUSH option
` [PATCH v3 2/3] RISC-V: Enable TLBFLUSH counters for debug kernel
` [PATCH v3 3/3] RISC-V: Update tlb flush counters

[0/3] TLB flush counters
 2019-04-29 19:52 UTC  (6+ messages)
` [1/3] x86: Update DEBUG_TLBFLUSH options description

[PATCH 1/6] arch: riscv: add support for building DTB files from DT source data
 2019-04-29 18:13 UTC  (4+ messages)
` [PATCH 2/6] dt-bindings: riscv: sifive: add YAML documentation for the SiFive FU540

[PATCH 3/3] riscv: Add support for libdw
 2019-04-29  8:45 UTC 

[PATCH 2/3] riscv: Add support for perf registers sampling
 2019-04-29  8:42 UTC 

[PATCH 1/3] riscv: Add perf callchain support
 2019-04-29  8:39 UTC 

[PATCH v3 00/11] Provide generic top-down mmap layout functions
 2019-04-28 14:27 UTC  (6+ messages)
` [PATCH v3 04/11] arm64, mm: Move generic mmap layout functions to mm

[RFT PATCH v4 0/5] Unify CPU topology across ARM & RISC-V
 2019-04-28  0:25 UTC  (6+ messages)
` [RFT PATCH v4 1/5] Documentation: DT: arm: add support for sockets defining package boundaries
` [RFT PATCH v4 2/5] dt-binding: cpu-topology: Move cpu-map to a common binding
` [RFT PATCH v4 3/5] cpu-topology: Move cpu topology code to common code
` [RFT PATCH v4 4/5] arm: Use common cpu_topology structure and functions
` [RFT PATCH v4 5/5] RISC-V: Parse cpu topology during boot

[PATCH] riscv: Support non-coherency memory model
 2019-04-26 19:05 UTC  (13+ messages)
                      ` [tech-privileged] "

[2/3] RISC-V: Update tlb flush counters
 2019-04-26 18:54 UTC  (2+ messages)

[PATCH v3 0/3] clk: add driver for the SiFive FU540 PRCI and PLLs it controls
 2019-04-26 17:17 UTC  (4+ messages)

[PATCH 0/7] RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P
 2019-04-26 16:37 UTC  (2+ messages)

[RFC][PATCH] RISC-V: Add kexec support
 2019-04-26  3:25 UTC  (3+ messages)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).