* interrupt processing
@ 2007-06-15 14:46 Matthew Faulkner
2007-07-02 15:55 ` Erik Mouw
0 siblings, 1 reply; 2+ messages in thread
From: Matthew Faulkner @ 2007-06-15 14:46 UTC (permalink / raw)
To: linux-smp
Probably a very simple question, but can anyone tell me how the kernel
decides which CPU (or core) a hardware interrupt gets handled by?
Cheers
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: interrupt processing
2007-06-15 14:46 interrupt processing Matthew Faulkner
@ 2007-07-02 15:55 ` Erik Mouw
0 siblings, 0 replies; 2+ messages in thread
From: Erik Mouw @ 2007-07-02 15:55 UTC (permalink / raw)
To: Matthew Faulkner; +Cc: linux-smp
[-- Attachment #1: Type: text/plain, Size: 557 bytes --]
On Fri, Jun 15, 2007 at 03:46:39PM +0100, Matthew Faulkner wrote:
> Probably a very simple question, but can anyone tell me how the kernel
> decides which CPU (or core) a hardware interrupt gets handled by?
It programs the APIC. IRQs can be handled by a random CPU, by a set of
CPUs, or by a single CPU.
You can have some influence on the APIC IRQ routing by writing
/proc/irq/<irqno>/smp_affinity .
Erik
--
They're all fools. Don't worry. Darwin may be slow, but he'll
eventually get them. -- Matthew Lammers in alt.sysadmin.recovery
[-- Attachment #2: Digital signature --]
[-- Type: application/pgp-signature, Size: 189 bytes --]
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2007-07-02 15:55 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2007-06-15 14:46 interrupt processing Matthew Faulkner
2007-07-02 15:55 ` Erik Mouw
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).