Linux-SPI Archive on lore.kernel.org
 help / color / Atom feed
From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
To: Geert Uytterhoeven <geert+renesas@glider.be>,
	Wolfram Sang <wsa+renesas@sang-engineering.com>,
	Rob Herring <robh+dt@kernel.org>,
	Wolfgang Grandegger <wg@grandegger.com>,
	Marc Kleine-Budde <mkl@pengutronix.de>,
	"David S. Miller" <davem@davemloft.net>,
	Jakub Kicinski <kuba@kernel.org>, Mark Brown <broonie@kernel.org>,
	Niklas <niklas.soderlund@ragnatech.se>,
	Zhang Rui <rui.zhang@intel.com>,
	Wim Van Sebroeck <wim@linux-watchdog.org>,
	Guenter Roeck <linux@roeck-us.net>,
	Magnus Damm <magnus.damm@gmail.com>
Cc: Daniel Lezcano <daniel.lezcano@linaro.org>,
	Amit Kucheria <amit.kucheria@verdurent.com>,
	Thomas Gleixner <tglx@linutronix.de>,
	Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>,
	linux-i2c@vger.kernel.org, linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org, linux-can@vger.kernel.org,
	netdev@vger.kernel.org, linux-spi@vger.kernel.org,
	linux-renesas-soc@vger.kernel.org, linux-pm@vger.kernel.org,
	linux-watchdog@vger.kernel.org,
	Prabhakar <prabhakar.csengg@gmail.com>,
	Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: [PATCH 01/20] arm64: dts: renesas: r8a774e1: Add operating points
Date: Wed, 15 Jul 2020 12:08:51 +0100
Message-ID: <1594811350-14066-2-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw)
In-Reply-To: <1594811350-14066-1-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com>

From: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>

The RZ/G2H (r8a774e1) comes with two clusters of processors, similarly to
the r8a774a1. The first cluster is made of A57s, the second cluster is made
of A53s.

The operating points for the cluster with the A57s are:

Frequency | Voltage
----------|---------
500 MHz   | 0.82V
1.0 GHz   | 0.82V
1.5 GHz   | 0.82V

The operating points for the cluster with the A53s are:

Frequency | Voltage
----------|---------
800 MHz   | 0.82V
1.0 GHz   | 0.82V
1.2 GHz   | 0.82V

This patch adds the definitions for the operating points to the SoC
specific DT.

Signed-off-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
 arch/arm64/boot/dts/renesas/r8a774e1.dtsi | 51 +++++++++++++++++++++++
 1 file changed, 51 insertions(+)

diff --git a/arch/arm64/boot/dts/renesas/r8a774e1.dtsi b/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
index caca319aafcf..588de69734ef 100644
--- a/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
@@ -34,6 +34,49 @@
 		clock-frequency = <0>;
 	};
 
+	cluster0_opp: opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp-500000000 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <820000>;
+			clock-latency-ns = <300000>;
+		};
+		opp-1000000000 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <820000>;
+			clock-latency-ns = <300000>;
+		};
+		opp-1500000000 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <820000>;
+			clock-latency-ns = <300000>;
+			opp-suspend;
+		};
+	};
+
+	cluster1_opp: opp_table1 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp-800000000 {
+			opp-hz = /bits/ 64 <800000000>;
+			opp-microvolt = <820000>;
+			clock-latency-ns = <300000>;
+		};
+		opp-1000000000 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <820000>;
+			clock-latency-ns = <300000>;
+		};
+		opp-1200000000 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <820000>;
+			clock-latency-ns = <300000>;
+		};
+	};
+
 	cpus {
 		#address-cells = <1>;
 		#size-cells = <0>;
@@ -79,6 +122,7 @@
 			enable-method = "psci";
 			dynamic-power-coefficient = <854>;
 			clocks = <&cpg CPG_CORE R8A774E1_CLK_Z>;
+			operating-points-v2 = <&cluster0_opp>;
 			capacity-dmips-mhz = <1024>;
 			#cooling-cells = <2>;
 		};
@@ -91,6 +135,7 @@
 			next-level-cache = <&L2_CA57>;
 			enable-method = "psci";
 			clocks = <&cpg CPG_CORE R8A774E1_CLK_Z>;
+			operating-points-v2 = <&cluster0_opp>;
 			capacity-dmips-mhz = <1024>;
 			#cooling-cells = <2>;
 		};
@@ -103,6 +148,7 @@
 			next-level-cache = <&L2_CA57>;
 			enable-method = "psci";
 			clocks = <&cpg CPG_CORE R8A774E1_CLK_Z>;
+			operating-points-v2 = <&cluster0_opp>;
 			capacity-dmips-mhz = <1024>;
 			#cooling-cells = <2>;
 		};
@@ -115,6 +161,7 @@
 			next-level-cache = <&L2_CA57>;
 			enable-method = "psci";
 			clocks = <&cpg CPG_CORE R8A774E1_CLK_Z>;
+			operating-points-v2 = <&cluster0_opp>;
 			capacity-dmips-mhz = <1024>;
 			#cooling-cells = <2>;
 		};
@@ -129,6 +176,7 @@
 			#cooling-cells = <2>;
 			dynamic-power-coefficient = <277>;
 			clocks = <&cpg CPG_CORE R8A774E1_CLK_Z2>;
+			operating-points-v2 = <&cluster1_opp>;
 			capacity-dmips-mhz = <535>;
 		};
 
@@ -140,6 +188,7 @@
 			next-level-cache = <&L2_CA53>;
 			enable-method = "psci";
 			clocks = <&cpg CPG_CORE R8A774E1_CLK_Z2>;
+			operating-points-v2 = <&cluster1_opp>;
 			capacity-dmips-mhz = <535>;
 		};
 
@@ -151,6 +200,7 @@
 			next-level-cache = <&L2_CA53>;
 			enable-method = "psci";
 			clocks = <&cpg CPG_CORE R8A774E1_CLK_Z2>;
+			operating-points-v2 = <&cluster1_opp>;
 			capacity-dmips-mhz = <535>;
 		};
 
@@ -162,6 +212,7 @@
 			next-level-cache = <&L2_CA53>;
 			enable-method = "psci";
 			clocks = <&cpg CPG_CORE R8A774E1_CLK_Z2>;
+			operating-points-v2 = <&cluster1_opp>;
 			capacity-dmips-mhz = <535>;
 		};
 
-- 
2.17.1


  reply index

Thread overview: 66+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-07-15 11:08 [PATCH 00/20] Add support for [H]SCIF/TMU/CMT/THS/SDHI/MSIOF/CAN[FD]/I2C/IIC/RWDT on R8A774E1 Lad Prabhakar
2020-07-15 11:08 ` Lad Prabhakar [this message]
2020-07-16 15:38   ` [PATCH 01/20] arm64: dts: renesas: r8a774e1: Add operating points Geert Uytterhoeven
2020-07-15 11:08 ` [PATCH 02/20] dt-bindings: thermal: rcar-gen3-thermal: Add r8a774e1 support Lad Prabhakar
2020-07-16 14:16   ` Geert Uytterhoeven
2020-07-17 13:22   ` Niklas
2020-07-21  2:42   ` Rob Herring
2020-08-27 16:52   ` Lad, Prabhakar
2020-09-19 11:05     ` Lad, Prabhakar
2020-09-19 11:25       ` Daniel Lezcano
2020-07-15 11:08 ` [PATCH 03/20] thermal: rcar_gen3_thermal: " Lad Prabhakar
2020-07-16 14:37   ` Geert Uytterhoeven
2020-07-17  4:44   ` Daniel Lezcano
2020-07-17 13:23   ` Niklas
2020-07-15 11:08 ` [PATCH 04/20] arm64: dts: renesas: r8a774e1: Add RZ/G2H thermal support Lad Prabhakar
2020-07-16 15:38   ` Geert Uytterhoeven
2020-07-15 11:08 ` [PATCH 05/20] dt-bindings: timer: renesas,cmt: Document r8a774e1 CMT support Lad Prabhakar
2020-07-16 14:17   ` Geert Uytterhoeven
2020-07-21  2:42   ` Rob Herring
2020-08-27 17:00   ` Lad, Prabhakar
2020-09-19 11:00     ` Lad, Prabhakar
2020-09-19 11:13       ` Daniel Lezcano
2020-07-15 11:08 ` [PATCH 06/20] arm64: dts: renesas: r8a774e1: Add CMT device nodes Lad Prabhakar
2020-07-16 15:38   ` Geert Uytterhoeven
2020-07-15 11:08 ` [PATCH 07/20] dt-bindings: timer: renesas,tmu: Document r8a774e1 bindings Lad Prabhakar
2020-07-16 14:24   ` Geert Uytterhoeven
2020-07-15 11:08 ` [PATCH 08/20] arm64: dts: renesas: r8a774e1: Add TMU device nodes Lad Prabhakar
2020-07-16 15:38   ` Geert Uytterhoeven
2020-07-15 11:08 ` [PATCH 09/20] arm64: dts: renesas: r8a774e1: Add SCIF and HSCIF nodes Lad Prabhakar
2020-07-16 15:38   ` Geert Uytterhoeven
2020-07-15 11:09 ` [PATCH 10/20] arm64: dts: renesas: r8a774e1: Add SDHI nodes Lad Prabhakar
2020-07-16 15:39   ` Geert Uytterhoeven
2020-07-15 11:09 ` [PATCH 11/20] dt-bindings: i2c: renesas,i2c: Document r8a774e1 support Lad Prabhakar
2020-07-16 14:25   ` Geert Uytterhoeven
2020-07-21  2:44   ` Rob Herring
2020-07-26 12:35   ` Wolfram Sang
2020-07-15 11:09 ` [PATCH 12/20] dt-bindings: i2c: renesas,iic: " Lad Prabhakar
2020-07-16 14:28   ` Geert Uytterhoeven
2020-07-21  2:44   ` Rob Herring
2020-07-26 12:35   ` Wolfram Sang
2020-07-15 11:09 ` [PATCH 13/20] arm64: dts: renesas: r8a774e1: Add I2C and IIC-DVFS support Lad Prabhakar
2020-07-16 15:39   ` Geert Uytterhoeven
2020-07-15 11:09 ` [PATCH 14/20] dt-bindings: spi: renesas,sh-msiof: Add r8a774e1 support Lad Prabhakar
2020-07-16 14:29   ` Geert Uytterhoeven
2020-07-17 11:59   ` Mark Brown
2020-07-17 12:15     ` Lad, Prabhakar
2020-07-17 12:22       ` Mark Brown
2020-07-21  2:51         ` Rob Herring
2020-07-21  2:51   ` Rob Herring
2020-07-15 11:09 ` [PATCH 15/20] arm64: dts: renesas: r8a774e1: Add MSIOF nodes Lad Prabhakar
2020-07-16 15:39   ` Geert Uytterhoeven
2020-07-15 11:09 ` [PATCH 16/20] dt-bindings: watchdog: renesas,wdt: Document r8a774e1 support Lad Prabhakar
2020-07-16 14:30   ` Geert Uytterhoeven
2020-07-19 13:59   ` Guenter Roeck
2020-07-21  2:52   ` Rob Herring
2020-07-15 11:09 ` [PATCH 17/20] arm64: dts: renesas: r8a774e1: Add RWDT node Lad Prabhakar
2020-07-16 15:39   ` Geert Uytterhoeven
2020-07-15 11:09 ` [PATCH 18/20] dt-bindings: can: rcar_can: Document r8a774e1 support Lad Prabhakar
2020-07-16 14:34   ` Geert Uytterhoeven
2020-07-21  2:52   ` Rob Herring
2020-07-15 11:09 ` [PATCH 19/20] dt-bindings: can: rcar_canfd: " Lad Prabhakar
2020-07-16 14:35   ` Geert Uytterhoeven
2020-07-21  2:53   ` Rob Herring
2020-07-15 11:09 ` [PATCH 20/20] arm64: dts: renesas: r8a774e1: Add CAN[FD] support Lad Prabhakar
2020-07-16 15:39   ` Geert Uytterhoeven
2020-07-20 11:12 ` [PATCH 00/20] Add support for [H]SCIF/TMU/CMT/THS/SDHI/MSIOF/CAN[FD]/I2C/IIC/RWDT on R8A774E1 Mark Brown

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1594811350-14066-2-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com \
    --to=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=amit.kucheria@verdurent.com \
    --cc=broonie@kernel.org \
    --cc=daniel.lezcano@linaro.org \
    --cc=davem@davemloft.net \
    --cc=devicetree@vger.kernel.org \
    --cc=geert+renesas@glider.be \
    --cc=kuba@kernel.org \
    --cc=laurent.pinchart+renesas@ideasonboard.com \
    --cc=linux-can@vger.kernel.org \
    --cc=linux-i2c@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pm@vger.kernel.org \
    --cc=linux-renesas-soc@vger.kernel.org \
    --cc=linux-spi@vger.kernel.org \
    --cc=linux-watchdog@vger.kernel.org \
    --cc=linux@roeck-us.net \
    --cc=magnus.damm@gmail.com \
    --cc=mkl@pengutronix.de \
    --cc=netdev@vger.kernel.org \
    --cc=niklas.soderlund@ragnatech.se \
    --cc=prabhakar.csengg@gmail.com \
    --cc=robh+dt@kernel.org \
    --cc=rui.zhang@intel.com \
    --cc=tglx@linutronix.de \
    --cc=wg@grandegger.com \
    --cc=wim@linux-watchdog.org \
    --cc=wsa+renesas@sang-engineering.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link

Linux-SPI Archive on lore.kernel.org

Archives are clonable:
	git clone --mirror https://lore.kernel.org/linux-spi/0 linux-spi/git/0.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 linux-spi linux-spi/ https://lore.kernel.org/linux-spi \
		linux-spi@vger.kernel.org
	public-inbox-index linux-spi

Example config snippet for mirrors

Newsgroup available over NNTP:
	nntp://nntp.lore.kernel.org/org.kernel.vger.linux-spi


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git