* [PATCH v2 0/6] spi: s3c64xx: add support for device tree
@ 2012-05-18 9:33 Thomas Abraham
2012-05-18 9:33 ` [PATCH v2 1/6] spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro Thomas Abraham
` (6 more replies)
0 siblings, 7 replies; 25+ messages in thread
From: Thomas Abraham @ 2012-05-18 9:33 UTC (permalink / raw)
To: spi-devel-general, devicetree-discuss
Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely,
kgene.kim, jaswinder.singh, broonie
Changes since v1:
- Incorporated changes suggested by Mark Brown
- Merged 2nd, 3rd and 5th patch into one single patch.
- Listed the order of gpios in the device tree support documentation.
- Switched to generic property names for chip select gpio line and
number of slave select lines.
- Moved the platform enablement patches for Exynos4 and Exynos5 into a
different patch series.
- Included Ack from Jaswinder Singh <jaswinder.singh@linaro.org>.
This patch series adds device tree based discovery support for Samsung's
s3c64xx compatible spi controller. This is mainly tested for Exynos4210
and Exynos5250 with onboard spi nor flash device.
Thomas Abraham (6):
spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro
spi: s3c64xx: move controller information into driver data
ARM: Samsung: Remove pdev pointer paremeter from spi gpio setup functions
ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function
spi: s3c64xx: Remove the 'set_level' callback from controller data
spi: s3c64xx: add device tree support
.../devicetree/bindings/spi/spi-samsung.txt | 113 +++++
arch/arm/mach-exynos/clock-exynos4.c | 18 +-
arch/arm/mach-exynos/setup-spi.c | 33 +--
arch/arm/mach-s3c24xx/clock-s3c2416.c | 2 +-
arch/arm/mach-s3c24xx/clock-s3c2443.c | 2 +-
arch/arm/mach-s3c24xx/common-s3c2443.c | 4 +-
arch/arm/mach-s3c24xx/setup-spi.c | 10 +-
arch/arm/mach-s3c64xx/clock.c | 20 +-
arch/arm/mach-s3c64xx/mach-crag6410.c | 2 +-
arch/arm/mach-s3c64xx/setup-spi.c | 19 +-
arch/arm/mach-s5p64x0/clock-s5p6440.c | 12 +-
arch/arm/mach-s5p64x0/clock-s5p6450.c | 12 +-
arch/arm/mach-s5p64x0/setup-spi.c | 21 +-
arch/arm/mach-s5pc100/clock.c | 30 +-
arch/arm/mach-s5pc100/setup-spi.c | 30 +--
arch/arm/mach-s5pv210/clock.c | 14 +-
arch/arm/mach-s5pv210/setup-spi.c | 21 +-
arch/arm/plat-samsung/devs.c | 50 +--
arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 31 +-
drivers/spi/spi-s3c64xx.c | 467 +++++++++++++++++---
20 files changed, 611 insertions(+), 300 deletions(-)
create mode 100644 Documentation/devicetree/bindings/spi/spi-samsung.txt
^ permalink raw reply [flat|nested] 25+ messages in thread* [PATCH v2 1/6] spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro 2012-05-18 9:33 [PATCH v2 0/6] spi: s3c64xx: add support for device tree Thomas Abraham @ 2012-05-18 9:33 ` Thomas Abraham 2012-05-20 5:03 ` Grant Likely 2012-05-18 9:33 ` [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data Thomas Abraham ` (5 subsequent siblings) 6 siblings, 1 reply; 25+ messages in thread From: Thomas Abraham @ 2012-05-18 9:33 UTC (permalink / raw) To: spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh, broonie The macro S3C64XX_SPI_ST_TRLCNTZ is not used and hence it is removed. Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> --- drivers/spi/spi-s3c64xx.c | 4 ---- 1 files changed, 0 insertions(+), 4 deletions(-) diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c index 972a94c..6a3d51a 100644 --- a/drivers/spi/spi-s3c64xx.c +++ b/drivers/spi/spi-s3c64xx.c @@ -113,10 +113,6 @@ #define S3C64XX_SPI_FBCLK_MSK (3<<0) -#define S3C64XX_SPI_ST_TRLCNTZ(v, i) ((((v) >> (i)->rx_lvl_offset) & \ - (((i)->fifo_lvl_mask + 1))) \ - ? 1 : 0) - #define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & (1 << (i)->tx_st_done)) ? 1 : 0) #define TX_FIFO_LVL(v, i) (((v) >> 6) & (i)->fifo_lvl_mask) #define RX_FIFO_LVL(v, i) (((v) >> (i)->rx_lvl_offset) & (i)->fifo_lvl_mask) -- 1.6.6.rc2 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH v2 1/6] spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro 2012-05-18 9:33 ` [PATCH v2 1/6] spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro Thomas Abraham @ 2012-05-20 5:03 ` Grant Likely 0 siblings, 0 replies; 25+ messages in thread From: Grant Likely @ 2012-05-20 5:03 UTC (permalink / raw) To: Thomas Abraham, spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, kgene.kim, jaswinder.singh, broonie On Fri, 18 May 2012 15:03:28 +0530, Thomas Abraham <thomas.abraham@linaro.org> wrote: > The macro S3C64XX_SPI_ST_TRLCNTZ is not used and hence it is removed. > > Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> > Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> Acked-by: Grant Likely <grant.likely@secretlab.ca> > --- > drivers/spi/spi-s3c64xx.c | 4 ---- > 1 files changed, 0 insertions(+), 4 deletions(-) > > diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c > index 972a94c..6a3d51a 100644 > --- a/drivers/spi/spi-s3c64xx.c > +++ b/drivers/spi/spi-s3c64xx.c > @@ -113,10 +113,6 @@ > > #define S3C64XX_SPI_FBCLK_MSK (3<<0) > > -#define S3C64XX_SPI_ST_TRLCNTZ(v, i) ((((v) >> (i)->rx_lvl_offset) & \ > - (((i)->fifo_lvl_mask + 1))) \ > - ? 1 : 0) > - > #define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & (1 << (i)->tx_st_done)) ? 1 : 0) > #define TX_FIFO_LVL(v, i) (((v) >> 6) & (i)->fifo_lvl_mask) > #define RX_FIFO_LVL(v, i) (((v) >> (i)->rx_lvl_offset) & (i)->fifo_lvl_mask) > -- > 1.6.6.rc2 > -- Grant Likely, B.Sc, P.Eng. Secret Lab Technologies, Ltd. ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data 2012-05-18 9:33 [PATCH v2 0/6] spi: s3c64xx: add support for device tree Thomas Abraham 2012-05-18 9:33 ` [PATCH v2 1/6] spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro Thomas Abraham @ 2012-05-18 9:33 ` Thomas Abraham 2012-05-20 5:06 ` Grant Likely 2012-05-24 7:18 ` Kukjin Kim 2012-05-18 9:33 ` [PATCH v2 3/6] ARM: Samsung: Remove pdev pointer paremeter from spi gpio setup functions Thomas Abraham ` (4 subsequent siblings) 6 siblings, 2 replies; 25+ messages in thread From: Thomas Abraham @ 2012-05-18 9:33 UTC (permalink / raw) To: spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh, broonie Platform data is used to specify controller hardware specific information such as the tx/rx fifo level mask and bit offset of rx fifo level. Such information is not suitable to be supplied from device tree. Instead, it can be moved into the driver data and removed from platform data. Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> --- arch/arm/mach-exynos/clock-exynos4.c | 18 +- arch/arm/mach-exynos/setup-spi.c | 25 --- arch/arm/mach-s3c24xx/clock-s3c2416.c | 2 +- arch/arm/mach-s3c24xx/clock-s3c2443.c | 2 +- arch/arm/mach-s3c24xx/common-s3c2443.c | 4 +- arch/arm/mach-s3c24xx/setup-spi.c | 8 - arch/arm/mach-s3c64xx/clock.c | 20 ++-- arch/arm/mach-s3c64xx/setup-spi.c | 13 -- arch/arm/mach-s5p64x0/clock-s5p6440.c | 12 +- arch/arm/mach-s5p64x0/clock-s5p6450.c | 12 +- arch/arm/mach-s5p64x0/setup-spi.c | 16 -- arch/arm/mach-s5pc100/clock.c | 30 ++-- arch/arm/mach-s5pc100/setup-spi.c | 22 --- arch/arm/mach-s5pv210/clock.c | 14 +- arch/arm/mach-s5pv210/setup-spi.c | 15 -- arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 15 -- drivers/spi/spi-s3c64xx.c | 180 ++++++++++++++++++---- 17 files changed, 210 insertions(+), 198 deletions(-) diff --git a/arch/arm/mach-exynos/clock-exynos4.c b/arch/arm/mach-exynos/clock-exynos4.c index bcb7db4..10a46a9 100644 --- a/arch/arm/mach-exynos/clock-exynos4.c +++ b/arch/arm/mach-exynos/clock-exynos4.c @@ -586,17 +586,17 @@ static struct clk exynos4_init_clocks_off[] = { .ctrlbit = (1 << 13), }, { .name = "spi", - .devname = "s3c64xx-spi.0", + .devname = "exynos4210-spi.0", .enable = exynos4_clk_ip_peril_ctrl, .ctrlbit = (1 << 16), }, { .name = "spi", - .devname = "s3c64xx-spi.1", + .devname = "exynos4210-spi.1", .enable = exynos4_clk_ip_peril_ctrl, .ctrlbit = (1 << 17), }, { .name = "spi", - .devname = "s3c64xx-spi.2", + .devname = "exynos4210-spi.2", .enable = exynos4_clk_ip_peril_ctrl, .ctrlbit = (1 << 18), }, { @@ -1245,7 +1245,7 @@ static struct clksrc_clk exynos4_clk_sclk_mmc3 = { static struct clksrc_clk exynos4_clk_sclk_spi0 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.0", + .devname = "exynos4210-spi.0", .enable = exynos4_clksrc_mask_peril1_ctrl, .ctrlbit = (1 << 16), }, @@ -1257,7 +1257,7 @@ static struct clksrc_clk exynos4_clk_sclk_spi0 = { static struct clksrc_clk exynos4_clk_sclk_spi1 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.1", + .devname = "exynos4210-spi.1", .enable = exynos4_clksrc_mask_peril1_ctrl, .ctrlbit = (1 << 20), }, @@ -1269,7 +1269,7 @@ static struct clksrc_clk exynos4_clk_sclk_spi1 = { static struct clksrc_clk exynos4_clk_sclk_spi2 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.2", + .devname = "exynos4210-spi.2", .enable = exynos4_clksrc_mask_peril1_ctrl, .ctrlbit = (1 << 24), }, @@ -1347,9 +1347,9 @@ static struct clk_lookup exynos4_clk_lookup[] = { CLKDEV_INIT("dma-pl330.0", "apb_pclk", &exynos4_clk_pdma0), CLKDEV_INIT("dma-pl330.1", "apb_pclk", &exynos4_clk_pdma1), CLKDEV_INIT("dma-pl330.2", "apb_pclk", &exynos4_clk_mdma1), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk0", &exynos4_clk_sclk_spi0.clk), - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk0", &exynos4_clk_sclk_spi1.clk), - CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk0", &exynos4_clk_sclk_spi2.clk), + CLKDEV_INIT("exynos4210-spi.0", "spi_busclk0", &exynos4_clk_sclk_spi0.clk), + CLKDEV_INIT("exynos4210-spi.1", "spi_busclk0", &exynos4_clk_sclk_spi1.clk), + CLKDEV_INIT("exynos4210-spi.2", "spi_busclk0", &exynos4_clk_sclk_spi2.clk), }; static int xtal_rate; diff --git a/arch/arm/mach-exynos/setup-spi.c b/arch/arm/mach-exynos/setup-spi.c index 833ff40..a71ec4d 100644 --- a/arch/arm/mach-exynos/setup-spi.c +++ b/arch/arm/mach-exynos/setup-spi.c @@ -12,17 +12,8 @@ #include <linux/platform_device.h> #include <plat/gpio-cfg.h> -#include <plat/s3c64xx-spi.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { - .fifo_lvl_mask = 0x1ff, - .rx_lvl_offset = 15, - .high_speed = 1, - .clk_from_cmu = true, - .tx_st_done = 25, -}; - int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgpin(EXYNOS4_GPB(0), S3C_GPIO_SFN(2)); @@ -34,14 +25,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 15, - .high_speed = 1, - .clk_from_cmu = true, - .tx_st_done = 25, -}; - int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgpin(EXYNOS4_GPB(4), S3C_GPIO_SFN(2)); @@ -53,14 +36,6 @@ int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI2 -struct s3c64xx_spi_info s3c64xx_spi2_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 15, - .high_speed = 1, - .clk_from_cmu = true, - .tx_st_done = 25, -}; - int s3c64xx_spi2_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgpin(EXYNOS4_GPC1(1), S3C_GPIO_SFN(5)); diff --git a/arch/arm/mach-s3c24xx/clock-s3c2416.c b/arch/arm/mach-s3c24xx/clock-s3c2416.c index 8702ecf..a582ba1 100644 --- a/arch/arm/mach-s3c24xx/clock-s3c2416.c +++ b/arch/arm/mach-s3c24xx/clock-s3c2416.c @@ -144,7 +144,7 @@ static struct clk_lookup s3c2416_clk_lookup[] = { CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.0", &hsmmc0_clk), CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &hsmmc_mux0.clk), CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &hsmmc_mux1.clk), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &hsspi_mux.clk), + CLKDEV_INIT("s3c2443-spi.0", "spi_busclk2", &hsspi_mux.clk), }; void __init s3c2416_init_clocks(int xtal) diff --git a/arch/arm/mach-s3c24xx/clock-s3c2443.c b/arch/arm/mach-s3c24xx/clock-s3c2443.c index a4c5a52..7f689ce 100644 --- a/arch/arm/mach-s3c24xx/clock-s3c2443.c +++ b/arch/arm/mach-s3c24xx/clock-s3c2443.c @@ -181,7 +181,7 @@ static struct clk *clks[] __initdata = { static struct clk_lookup s3c2443_clk_lookup[] = { CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_hsmmc), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_hsspi.clk), + CLKDEV_INIT("s3c2443-spi.0", "spi_busclk2", &clk_hsspi.clk), }; void __init s3c2443_init_clocks(int xtal) diff --git a/arch/arm/mach-s3c24xx/common-s3c2443.c b/arch/arm/mach-s3c24xx/common-s3c2443.c index aeeb2be..aeb4a24 100644 --- a/arch/arm/mach-s3c24xx/common-s3c2443.c +++ b/arch/arm/mach-s3c24xx/common-s3c2443.c @@ -559,7 +559,7 @@ static struct clk hsmmc1_clk = { static struct clk hsspi_clk = { .name = "spi", - .devname = "s3c64xx-spi.0", + .devname = "s3c2443-spi.0", .parent = &clk_p, .enable = s3c2443_clkcon_enable_p, .ctrlbit = S3C2443_PCLKCON_HSSPI, @@ -633,7 +633,7 @@ static struct clk_lookup s3c2443_clk_lookup[] = { CLKDEV_INIT(NULL, "clk_uart_baud2", &clk_p), CLKDEV_INIT(NULL, "clk_uart_baud3", &clk_esys_uart.clk), CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.0", &hsmmc1_clk), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk0", &hsspi_clk), + CLKDEV_INIT("s3c2443-spi.0", "spi_busclk0", &hsspi_clk), }; void __init s3c2443_common_init_clocks(int xtal, pll_fn get_mpll, diff --git a/arch/arm/mach-s3c24xx/setup-spi.c b/arch/arm/mach-s3c24xx/setup-spi.c index 5712c85..42abe15 100644 --- a/arch/arm/mach-s3c24xx/setup-spi.c +++ b/arch/arm/mach-s3c24xx/setup-spi.c @@ -13,19 +13,11 @@ #include <linux/platform_device.h> #include <plat/gpio-cfg.h> -#include <plat/s3c64xx-spi.h> #include <mach/hardware.h> #include <mach/regs-gpio.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 13, - .tx_st_done = 21, - .high_speed = 1, -}; - int s3c64xx_spi0_cfg_gpio(struct platform_device *pdev) { /* enable hsspi bit in misccr */ diff --git a/arch/arm/mach-s3c64xx/clock.c b/arch/arm/mach-s3c64xx/clock.c index 52f079a..28041e8 100644 --- a/arch/arm/mach-s3c64xx/clock.c +++ b/arch/arm/mach-s3c64xx/clock.c @@ -178,13 +178,13 @@ static struct clk init_clocks_off[] = { .ctrlbit = S3C_CLKCON_PCLK_KEYPAD, }, { .name = "spi", - .devname = "s3c64xx-spi.0", + .devname = "s3c6410-spi.0", .parent = &clk_p, .enable = s3c64xx_pclk_ctrl, .ctrlbit = S3C_CLKCON_PCLK_SPI0, }, { .name = "spi", - .devname = "s3c64xx-spi.1", + .devname = "s3c6410-spi.1", .parent = &clk_p, .enable = s3c64xx_pclk_ctrl, .ctrlbit = S3C_CLKCON_PCLK_SPI1, @@ -331,7 +331,7 @@ static struct clk init_clocks_off[] = { static struct clk clk_48m_spi0 = { .name = "spi_48m", - .devname = "s3c64xx-spi.0", + .devname = "s3c6410-spi.0", .parent = &clk_48m, .enable = s3c64xx_sclk_ctrl, .ctrlbit = S3C_CLKCON_SCLK_SPI0_48, @@ -339,7 +339,7 @@ static struct clk clk_48m_spi0 = { static struct clk clk_48m_spi1 = { .name = "spi_48m", - .devname = "s3c64xx-spi.1", + .devname = "s3c6410-spi.1", .parent = &clk_48m, .enable = s3c64xx_sclk_ctrl, .ctrlbit = S3C_CLKCON_SCLK_SPI1_48, @@ -802,7 +802,7 @@ static struct clksrc_clk clk_sclk_mmc2 = { static struct clksrc_clk clk_sclk_spi0 = { .clk = { .name = "spi-bus", - .devname = "s3c64xx-spi.0", + .devname = "s3c6410-spi.0", .ctrlbit = S3C_CLKCON_SCLK_SPI0, .enable = s3c64xx_sclk_ctrl, }, @@ -814,7 +814,7 @@ static struct clksrc_clk clk_sclk_spi0 = { static struct clksrc_clk clk_sclk_spi1 = { .clk = { .name = "spi-bus", - .devname = "s3c64xx-spi.1", + .devname = "s3c6410-spi.1", .ctrlbit = S3C_CLKCON_SCLK_SPI1, .enable = s3c64xx_sclk_ctrl, }, @@ -858,10 +858,10 @@ static struct clk_lookup s3c64xx_clk_lookup[] = { CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk), CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_48m_spi0), - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk2", &clk_48m_spi1), + CLKDEV_INIT("s3c6410-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), + CLKDEV_INIT("s3c6410-spi.0", "spi_busclk2", &clk_48m_spi0), + CLKDEV_INIT("s3c6410-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), + CLKDEV_INIT("s3c6410-spi.1", "spi_busclk2", &clk_48m_spi1), }; #define GET_DIV(clk, field) ((((clk) & field##_MASK) >> field##_SHIFT) + 1) diff --git a/arch/arm/mach-s3c64xx/setup-spi.c b/arch/arm/mach-s3c64xx/setup-spi.c index d9592ad..ff999d9 100644 --- a/arch/arm/mach-s3c64xx/setup-spi.c +++ b/arch/arm/mach-s3c64xx/setup-spi.c @@ -12,15 +12,8 @@ #include <linux/platform_device.h> #include <plat/gpio-cfg.h> -#include <plat/s3c64xx-spi.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 13, - .tx_st_done = 21, -}; - int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgall_range(S3C64XX_GPC(0), 3, @@ -30,12 +23,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 13, - .tx_st_done = 21, -}; - int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgall_range(S3C64XX_GPC(4), 3, diff --git a/arch/arm/mach-s5p64x0/clock-s5p6440.c b/arch/arm/mach-s5p64x0/clock-s5p6440.c index ee1e8e7..55ea3ab 100644 --- a/arch/arm/mach-s5p64x0/clock-s5p6440.c +++ b/arch/arm/mach-s5p64x0/clock-s5p6440.c @@ -227,13 +227,13 @@ static struct clk init_clocks_off[] = { .ctrlbit = (1 << 17), }, { .name = "spi", - .devname = "s3c64xx-spi.0", + .devname = "s5p64x0-spi.0", .parent = &clk_pclk_low.clk, .enable = s5p64x0_pclk_ctrl, .ctrlbit = (1 << 21), }, { .name = "spi", - .devname = "s3c64xx-spi.1", + .devname = "s5p64x0-spi.1", .parent = &clk_pclk_low.clk, .enable = s5p64x0_pclk_ctrl, .ctrlbit = (1 << 22), @@ -467,7 +467,7 @@ static struct clksrc_clk clk_sclk_uclk = { static struct clksrc_clk clk_sclk_spi0 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.0", + .devname = "s5p64x0-spi.0", .ctrlbit = (1 << 20), .enable = s5p64x0_sclk_ctrl, }, @@ -479,7 +479,7 @@ static struct clksrc_clk clk_sclk_spi0 = { static struct clksrc_clk clk_sclk_spi1 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.1", + .devname = "s5p64x0-spi.1", .ctrlbit = (1 << 21), .enable = s5p64x0_sclk_ctrl, }, @@ -519,8 +519,8 @@ static struct clk_lookup s5p6440_clk_lookup[] = { CLKDEV_INIT(NULL, "clk_uart_baud2", &clk_pclk_low.clk), CLKDEV_INIT(NULL, "clk_uart_baud3", &clk_sclk_uclk.clk), CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), + CLKDEV_INIT("s5p64x0.0", "spi_busclk1", &clk_sclk_spi0.clk), + CLKDEV_INIT("s5p64x0.1", "spi_busclk1", &clk_sclk_spi1.clk), CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &clk_sclk_mmc0.clk), CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk), CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), diff --git a/arch/arm/mach-s5p64x0/clock-s5p6450.c b/arch/arm/mach-s5p64x0/clock-s5p6450.c index dae6a13..f3e0ef3 100644 --- a/arch/arm/mach-s5p64x0/clock-s5p6450.c +++ b/arch/arm/mach-s5p64x0/clock-s5p6450.c @@ -236,13 +236,13 @@ static struct clk init_clocks_off[] = { .ctrlbit = (1 << 17), }, { .name = "spi", - .devname = "s3c64xx-spi.0", + .devname = "s5p64x0-spi.0", .parent = &clk_pclk_low.clk, .enable = s5p64x0_pclk_ctrl, .ctrlbit = (1 << 21), }, { .name = "spi", - .devname = "s3c64xx-spi.1", + .devname = "s5p64x0-spi.1", .parent = &clk_pclk_low.clk, .enable = s5p64x0_pclk_ctrl, .ctrlbit = (1 << 22), @@ -528,7 +528,7 @@ static struct clksrc_clk clk_sclk_uclk = { static struct clksrc_clk clk_sclk_spi0 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.0", + .devname = "s5p64x0-spi.0", .ctrlbit = (1 << 20), .enable = s5p64x0_sclk_ctrl, }, @@ -540,7 +540,7 @@ static struct clksrc_clk clk_sclk_spi0 = { static struct clksrc_clk clk_sclk_spi1 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.1", + .devname = "s5p64x0-spi.1", .ctrlbit = (1 << 21), .enable = s5p64x0_sclk_ctrl, }, @@ -562,8 +562,8 @@ static struct clk_lookup s5p6450_clk_lookup[] = { CLKDEV_INIT(NULL, "clk_uart_baud2", &clk_pclk_low.clk), CLKDEV_INIT(NULL, "clk_uart_baud3", &clk_sclk_uclk.clk), CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), + CLKDEV_INIT("s5p64x0-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), + CLKDEV_INIT("s5p64x0-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &clk_sclk_mmc0.clk), CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk), CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), diff --git a/arch/arm/mach-s5p64x0/setup-spi.c b/arch/arm/mach-s5p64x0/setup-spi.c index e9b8412..1cf84b5 100644 --- a/arch/arm/mach-s5p64x0/setup-spi.c +++ b/arch/arm/mach-s5p64x0/setup-spi.c @@ -10,19 +10,9 @@ #include <linux/gpio.h> #include <linux/platform_device.h> -#include <linux/io.h> - #include <plat/gpio-cfg.h> -#include <plat/cpu.h> -#include <plat/s3c64xx-spi.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { - .fifo_lvl_mask = 0x1ff, - .rx_lvl_offset = 15, - .tx_st_done = 25, -}; - int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) { if (soc_is_s5p6450()) @@ -36,12 +26,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 15, - .tx_st_done = 25, -}; - int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) { if (soc_is_s5p6450()) diff --git a/arch/arm/mach-s5pc100/clock.c b/arch/arm/mach-s5pc100/clock.c index 16eca4e..9262197 100644 --- a/arch/arm/mach-s5pc100/clock.c +++ b/arch/arm/mach-s5pc100/clock.c @@ -564,19 +564,19 @@ static struct clk init_clocks_off[] = { .ctrlbit = (1 << 5), }, { .name = "spi", - .devname = "s3c64xx-spi.0", + .devname = "s5pc100-spi.0", .parent = &clk_div_d1_bus.clk, .enable = s5pc100_d1_4_ctrl, .ctrlbit = (1 << 6), }, { .name = "spi", - .devname = "s3c64xx-spi.1", + .devname = "s5pc100-spi.1", .parent = &clk_div_d1_bus.clk, .enable = s5pc100_d1_4_ctrl, .ctrlbit = (1 << 7), }, { .name = "spi", - .devname = "s3c64xx-spi.2", + .devname = "s5pc100-spi.2", .parent = &clk_div_d1_bus.clk, .enable = s5pc100_d1_4_ctrl, .ctrlbit = (1 << 8), @@ -702,7 +702,7 @@ static struct clk clk_hsmmc0 = { static struct clk clk_48m_spi0 = { .name = "spi_48m", - .devname = "s3c64xx-spi.0", + .devname = "s5pc100-spi.0", .parent = &clk_mout_48m.clk, .enable = s5pc100_sclk0_ctrl, .ctrlbit = (1 << 7), @@ -710,7 +710,7 @@ static struct clk clk_48m_spi0 = { static struct clk clk_48m_spi1 = { .name = "spi_48m", - .devname = "s3c64xx-spi.1", + .devname = "s5pc100-spi.1", .parent = &clk_mout_48m.clk, .enable = s5pc100_sclk0_ctrl, .ctrlbit = (1 << 8), @@ -718,7 +718,7 @@ static struct clk clk_48m_spi1 = { static struct clk clk_48m_spi2 = { .name = "spi_48m", - .devname = "s3c64xx-spi.2", + .devname = "s5pc100-spi.2", .parent = &clk_mout_48m.clk, .enable = s5pc100_sclk0_ctrl, .ctrlbit = (1 << 9), @@ -1085,7 +1085,7 @@ static struct clksrc_clk clk_sclk_mmc2 = { static struct clksrc_clk clk_sclk_spi0 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.0", + .devname = "s5pc100-spi.0", .ctrlbit = (1 << 4), .enable = s5pc100_sclk0_ctrl, }, @@ -1097,7 +1097,7 @@ static struct clksrc_clk clk_sclk_spi0 = { static struct clksrc_clk clk_sclk_spi1 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.1", + .devname = "s5pc100-spi.1", .ctrlbit = (1 << 5), .enable = s5pc100_sclk0_ctrl, }, @@ -1109,7 +1109,7 @@ static struct clksrc_clk clk_sclk_spi1 = { static struct clksrc_clk clk_sclk_spi2 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.2", + .devname = "s5pc100-spi.2", .ctrlbit = (1 << 6), .enable = s5pc100_sclk0_ctrl, }, @@ -1315,12 +1315,12 @@ static struct clk_lookup s5pc100_clk_lookup[] = { CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk), CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_48m_spi0), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_sclk_spi0.clk), - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_48m_spi1), - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk2", &clk_sclk_spi1.clk), - CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk1", &clk_48m_spi2), - CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk2", &clk_sclk_spi2.clk), + CLKDEV_INIT("s5pc100-spi.0", "spi_busclk1", &clk_48m_spi0), + CLKDEV_INIT("s5pc100-spi.0", "spi_busclk2", &clk_sclk_spi0.clk), + CLKDEV_INIT("s5pc100-spi.1", "spi_busclk1", &clk_48m_spi1), + CLKDEV_INIT("s5pc100-spi.1", "spi_busclk2", &clk_sclk_spi1.clk), + CLKDEV_INIT("s5pc100-spi.2", "spi_busclk1", &clk_48m_spi2), + CLKDEV_INIT("s5pc100-spi.2", "spi_busclk2", &clk_sclk_spi2.clk), }; void __init s5pc100_register_clocks(void) diff --git a/arch/arm/mach-s5pc100/setup-spi.c b/arch/arm/mach-s5pc100/setup-spi.c index 431a6f7..4b42718 100644 --- a/arch/arm/mach-s5pc100/setup-spi.c +++ b/arch/arm/mach-s5pc100/setup-spi.c @@ -12,16 +12,8 @@ #include <linux/platform_device.h> #include <plat/gpio-cfg.h> -#include <plat/s3c64xx-spi.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 13, - .high_speed = 1, - .tx_st_done = 21, -}; - int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgall_range(S5PC100_GPB(0), 3, @@ -31,13 +23,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 13, - .high_speed = 1, - .tx_st_done = 21, -}; - int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgall_range(S5PC100_GPB(4), 3, @@ -47,13 +32,6 @@ int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI2 -struct s3c64xx_spi_info s3c64xx_spi2_pdata __initdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 13, - .high_speed = 1, - .tx_st_done = 21, -}; - int s3c64xx_spi2_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgpin(S5PC100_GPG3(0), S3C_GPIO_SFN(3)); diff --git a/arch/arm/mach-s5pv210/clock.c b/arch/arm/mach-s5pv210/clock.c index 09609d5..fcdf52d 100644 --- a/arch/arm/mach-s5pv210/clock.c +++ b/arch/arm/mach-s5pv210/clock.c @@ -445,19 +445,19 @@ static struct clk init_clocks_off[] = { .ctrlbit = (1 << 11), }, { .name = "spi", - .devname = "s3c64xx-spi.0", + .devname = "s5pv210-spi.0", .parent = &clk_pclk_psys.clk, .enable = s5pv210_clk_ip3_ctrl, .ctrlbit = (1<<12), }, { .name = "spi", - .devname = "s3c64xx-spi.1", + .devname = "s5pv210-spi.1", .parent = &clk_pclk_psys.clk, .enable = s5pv210_clk_ip3_ctrl, .ctrlbit = (1<<13), }, { .name = "spi", - .devname = "s3c64xx-spi.2", + .devname = "s5pv210-spi.2", .parent = &clk_pclk_psys.clk, .enable = s5pv210_clk_ip3_ctrl, .ctrlbit = (1<<14), @@ -1035,7 +1035,7 @@ static struct clksrc_clk clk_sclk_mmc3 = { static struct clksrc_clk clk_sclk_spi0 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.0", + .devname = "s5pv210-spi.0", .enable = s5pv210_clk_mask0_ctrl, .ctrlbit = (1 << 16), }, @@ -1047,7 +1047,7 @@ static struct clksrc_clk clk_sclk_spi0 = { static struct clksrc_clk clk_sclk_spi1 = { .clk = { .name = "sclk_spi", - .devname = "s3c64xx-spi.1", + .devname = "s5pv210-spi.1", .enable = s5pv210_clk_mask0_ctrl, .ctrlbit = (1 << 17), }, @@ -1331,8 +1331,8 @@ static struct clk_lookup s5pv210_clk_lookup[] = { CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), CLKDEV_INIT("s3c-sdhci.3", "mmc_busclk.2", &clk_sclk_mmc3.clk), CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), + CLKDEV_INIT("s5pv210-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), + CLKDEV_INIT("s5pv210-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), }; void __init s5pv210_register_clocks(void) diff --git a/arch/arm/mach-s5pv210/setup-spi.c b/arch/arm/mach-s5pv210/setup-spi.c index f43c504..2cd66a6 100644 --- a/arch/arm/mach-s5pv210/setup-spi.c +++ b/arch/arm/mach-s5pv210/setup-spi.c @@ -12,16 +12,8 @@ #include <linux/platform_device.h> #include <plat/gpio-cfg.h> -#include <plat/s3c64xx-spi.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -struct s3c64xx_spi_info s3c64xx_spi0_pdata = { - .fifo_lvl_mask = 0x1ff, - .rx_lvl_offset = 15, - .high_speed = 1, - .tx_st_done = 25, -}; - int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgpin(S5PV210_GPB(0), S3C_GPIO_SFN(2)); @@ -33,13 +25,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -struct s3c64xx_spi_info s3c64xx_spi1_pdata = { - .fifo_lvl_mask = 0x7f, - .rx_lvl_offset = 15, - .high_speed = 1, - .tx_st_done = 25, -}; - int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) { s3c_gpio_cfgpin(S5PV210_GPB(4), S3C_GPIO_SFN(2)); diff --git a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h index fa95e9a..4e9b9c3 100644 --- a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h +++ b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h @@ -33,28 +33,13 @@ struct s3c64xx_spi_csinfo { /** * struct s3c64xx_spi_info - SPI Controller defining structure * @src_clk_nr: Clock source index for the CLK_CFG[SPI_CLKSEL] field. - * @clk_from_cmu: If the SPI clock/prescalar control block is present - * by the platform's clock-management-unit and not in SPI controller. * @num_cs: Number of CS this controller emulates. * @cfg_gpio: Configure pins for this SPI controller. - * @fifo_lvl_mask: All tx fifo_lvl fields start at offset-6 - * @rx_lvl_offset: Depends on tx fifo_lvl field and bus number - * @high_speed: If the controller supports HIGH_SPEED_EN bit - * @tx_st_done: Depends on tx fifo_lvl field */ struct s3c64xx_spi_info { int src_clk_nr; - bool clk_from_cmu; - int num_cs; - int (*cfg_gpio)(struct platform_device *pdev); - - /* Following two fields are for future compatibility */ - int fifo_lvl_mask; - int rx_lvl_offset; - int high_speed; - int tx_st_done; }; /** diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c index 6a3d51a..f6bc0e3 100644 --- a/drivers/spi/spi-s3c64xx.c +++ b/drivers/spi/spi-s3c64xx.c @@ -31,6 +31,8 @@ #include <mach/dma.h> #include <plat/s3c64xx-spi.h> +#define MAX_SPI_PORTS 3 + /* Registers and bit-fields */ #define S3C64XX_SPI_CH_CFG 0x00 @@ -113,9 +115,12 @@ #define S3C64XX_SPI_FBCLK_MSK (3<<0) -#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & (1 << (i)->tx_st_done)) ? 1 : 0) -#define TX_FIFO_LVL(v, i) (((v) >> 6) & (i)->fifo_lvl_mask) -#define RX_FIFO_LVL(v, i) (((v) >> (i)->rx_lvl_offset) & (i)->fifo_lvl_mask) +#define FIFO_LVL_MASK(i) ((i)->port_conf->fifo_lvl_mask[i->port_id]) +#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & \ + (1 << (i)->port_conf->tx_st_done)) ? 1 : 0) +#define TX_FIFO_LVL(v, i) (((v) >> 6) & FIFO_LVL_MASK(i)) +#define RX_FIFO_LVL(v, i) (((v) >> (i)->port_conf->rx_lvl_offset) & \ + FIFO_LVL_MASK(i)) #define S3C64XX_SPI_MAX_TRAILCNT 0x3ff #define S3C64XX_SPI_TRAILCNT_OFF 19 @@ -134,6 +139,28 @@ struct s3c64xx_spi_dma_data { }; /** + * struct s3c64xx_spi_info - SPI Controller hardware info + * @fifo_lvl_mask: Bit-mask for {TX|RX}_FIFO_LVL bits in SPI_STATUS register. + * @rx_lvl_offset: Bit offset of RX_FIFO_LVL bits in SPI_STATUS regiter. + * @tx_st_done: Bit offset of TX_DONE bit in SPI_STATUS regiter. + * @high_speed: True, if the controller supports HIGH_SPEED_EN bit. + * @clk_from_cmu: True, if the controller does not include a clock mux and + * prescaler unit. + * + * The Samsung s3c64xx SPI controller are used on various Samsung SoC's but + * differ in some aspects such as the size of the fifo and spi bus clock + * setup. Such differences are specified to the driver using this structure + * which is provided as driver data to the driver. + */ +struct s3c64xx_spi_port_config { + int fifo_lvl_mask[MAX_SPI_PORTS]; + int rx_lvl_offset; + int tx_st_done; + bool high_speed; + bool clk_from_cmu; +}; + +/** * struct s3c64xx_spi_driver_data - Runtime info holder for SPI driver. * @clk: Pointer to the spi clock. * @src_clk: Pointer to the clock used to generate SPI signals. @@ -171,6 +198,8 @@ struct s3c64xx_spi_driver_data { struct s3c64xx_spi_dma_data rx_dma; struct s3c64xx_spi_dma_data tx_dma; struct samsung_dma_ops *ops; + struct s3c64xx_spi_port_config *port_conf; + unsigned port_id; }; static struct s3c2410_dma_client s3c64xx_spi_dma_client = { @@ -179,7 +208,6 @@ static struct s3c2410_dma_client s3c64xx_spi_dma_client = { static void flush_fifo(struct s3c64xx_spi_driver_data *sdd) { - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; void __iomem *regs = sdd->regs; unsigned long loops; u32 val; @@ -195,7 +223,7 @@ static void flush_fifo(struct s3c64xx_spi_driver_data *sdd) loops = msecs_to_loops(1); do { val = readl(regs + S3C64XX_SPI_STATUS); - } while (TX_FIFO_LVL(val, sci) && loops--); + } while (TX_FIFO_LVL(val, sdd) && loops--); if (loops == 0) dev_warn(&sdd->pdev->dev, "Timed out flushing TX FIFO\n"); @@ -204,7 +232,7 @@ static void flush_fifo(struct s3c64xx_spi_driver_data *sdd) loops = msecs_to_loops(1); do { val = readl(regs + S3C64XX_SPI_STATUS); - if (RX_FIFO_LVL(val, sci)) + if (RX_FIFO_LVL(val, sdd)) readl(regs + S3C64XX_SPI_RX_DATA); else break; @@ -302,7 +330,6 @@ static void enable_datapath(struct s3c64xx_spi_driver_data *sdd, struct spi_device *spi, struct spi_transfer *xfer, int dma_mode) { - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; void __iomem *regs = sdd->regs; u32 modecfg, chcfg; @@ -352,7 +379,7 @@ static void enable_datapath(struct s3c64xx_spi_driver_data *sdd, if (xfer->rx_buf != NULL) { sdd->state |= RXBUSY; - if (sci->high_speed && sdd->cur_speed >= 30000000UL + if (sdd->port_conf->high_speed && sdd->cur_speed >= 30000000UL && !(sdd->cur_mode & SPI_CPHA)) chcfg |= S3C64XX_SPI_CH_HS_EN; @@ -392,7 +419,6 @@ static inline void enable_cs(struct s3c64xx_spi_driver_data *sdd, static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, struct spi_transfer *xfer, int dma_mode) { - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; void __iomem *regs = sdd->regs; unsigned long val; int ms; @@ -409,7 +435,7 @@ static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, val = msecs_to_loops(ms); do { status = readl(regs + S3C64XX_SPI_STATUS); - } while (RX_FIFO_LVL(status, sci) < xfer->len && --val); + } while (RX_FIFO_LVL(status, sdd) < xfer->len && --val); } if (!val) @@ -428,8 +454,8 @@ static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, if (xfer->rx_buf == NULL) { val = msecs_to_loops(10); status = readl(regs + S3C64XX_SPI_STATUS); - while ((TX_FIFO_LVL(status, sci) - || !S3C64XX_SPI_ST_TX_DONE(status, sci)) + while ((TX_FIFO_LVL(status, sdd) + || !S3C64XX_SPI_ST_TX_DONE(status, sdd)) && --val) { cpu_relax(); status = readl(regs + S3C64XX_SPI_STATUS); @@ -478,12 +504,11 @@ static inline void disable_cs(struct s3c64xx_spi_driver_data *sdd, static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) { - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; void __iomem *regs = sdd->regs; u32 val; /* Disable Clock */ - if (sci->clk_from_cmu) { + if (sdd->port_conf->clk_from_cmu) { clk_disable(sdd->src_clk); } else { val = readl(regs + S3C64XX_SPI_CLK_CFG); @@ -527,7 +552,7 @@ static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) writel(val, regs + S3C64XX_SPI_MODE_CFG); - if (sci->clk_from_cmu) { + if (sdd->port_conf->clk_from_cmu) { /* Configure Clock */ /* There is half-multiplier before the SPI */ clk_set_rate(sdd->src_clk, sdd->cur_speed * 2); @@ -553,7 +578,6 @@ static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) static int s3c64xx_spi_map_mssg(struct s3c64xx_spi_driver_data *sdd, struct spi_message *msg) { - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; struct device *dev = &sdd->pdev->dev; struct spi_transfer *xfer; @@ -569,7 +593,7 @@ static int s3c64xx_spi_map_mssg(struct s3c64xx_spi_driver_data *sdd, /* Map until end or first fail */ list_for_each_entry(xfer, &msg->transfers, transfer_list) { - if (xfer->len <= ((sci->fifo_lvl_mask >> 1) + 1)) + if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1)) continue; if (xfer->tx_buf != NULL) { @@ -603,7 +627,6 @@ static int s3c64xx_spi_map_mssg(struct s3c64xx_spi_driver_data *sdd, static void s3c64xx_spi_unmap_mssg(struct s3c64xx_spi_driver_data *sdd, struct spi_message *msg) { - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; struct device *dev = &sdd->pdev->dev; struct spi_transfer *xfer; @@ -612,7 +635,7 @@ static void s3c64xx_spi_unmap_mssg(struct s3c64xx_spi_driver_data *sdd, list_for_each_entry(xfer, &msg->transfers, transfer_list) { - if (xfer->len <= ((sci->fifo_lvl_mask >> 1) + 1)) + if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1)) continue; if (xfer->rx_buf != NULL @@ -631,7 +654,6 @@ static int s3c64xx_spi_transfer_one_message(struct spi_master *master, struct spi_message *msg) { struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; struct spi_device *spi = msg->spi; struct s3c64xx_spi_csinfo *cs = spi->controller_data; struct spi_transfer *xfer; @@ -686,7 +708,7 @@ static int s3c64xx_spi_transfer_one_message(struct spi_master *master, } /* Polling method for xfers not bigger than FIFO capacity */ - if (xfer->len <= ((sci->fifo_lvl_mask >> 1) + 1)) + if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1)) use_dma = 0; else use_dma = 1; @@ -840,7 +862,7 @@ static int s3c64xx_spi_setup(struct spi_device *spi) pm_runtime_get_sync(&sdd->pdev->dev); /* Check if we can provide the requested rate */ - if (!sci->clk_from_cmu) { + if (!sdd->port_conf->clk_from_cmu) { u32 psr, speed; /* Max possible */ @@ -921,7 +943,7 @@ static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd, int channel) /* Disable Interrupts - we use Polling if not DMA mode */ writel(0, regs + S3C64XX_SPI_INT_EN); - if (!sci->clk_from_cmu) + if (!sdd->port_conf->clk_from_cmu) writel(sci->src_clk_nr << S3C64XX_SPI_CLKSEL_SRCSHFT, regs + S3C64XX_SPI_CLK_CFG); writel(0, regs + S3C64XX_SPI_MODE_CFG); @@ -942,6 +964,13 @@ static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd, int channel) flush_fifo(sdd); } +static inline struct s3c64xx_spi_port_config *s3c64xx_spi_get_port_config( + struct platform_device *pdev) +{ + return (struct s3c64xx_spi_port_config *) + platform_get_device_id(pdev)->driver_data; +} + static int __init s3c64xx_spi_probe(struct platform_device *pdev) { struct resource *mem_res, *dmatx_res, *dmarx_res; @@ -1000,6 +1029,7 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) platform_set_drvdata(pdev, master); sdd = spi_master_get_devdata(master); + sdd->port_conf = s3c64xx_spi_get_port_config(pdev); sdd->master = master; sdd->cntrlr_info = sci; sdd->pdev = pdev; @@ -1008,10 +1038,11 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) sdd->tx_dma.direction = DMA_MEM_TO_DEV; sdd->rx_dma.dmach = dmarx_res->start; sdd->rx_dma.direction = DMA_DEV_TO_MEM; + sdd->port_id = pdev->id; sdd->cur_bpw = 8; - master->bus_num = pdev->id; + master->bus_num = sdd->port_id; master->setup = s3c64xx_spi_setup; master->prepare_transfer_hardware = s3c64xx_spi_prepare_transfer; master->transfer_one_message = s3c64xx_spi_transfer_one_message; @@ -1071,7 +1102,7 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) } /* Setup Deufult Mode */ - s3c64xx_spi_hwinit(sdd, pdev->id); + s3c64xx_spi_hwinit(sdd, sdd->port_id); spin_lock_init(&sdd->lock); init_completion(&sdd->xfer_completion); @@ -1096,7 +1127,7 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) dev_dbg(&pdev->dev, "Samsung SoC SPI Driver loaded for Bus SPI-%d " "with %d Slaves attached\n", - pdev->id, master->num_chipselect); + sdd->port_id, master->num_chipselect); dev_dbg(&pdev->dev, "\tIOmem=[0x%x-0x%x]\tDMA=[Rx-%d, Tx-%d]\n", mem_res->end, mem_res->start, sdd->rx_dma.dmach, sdd->tx_dma.dmach); @@ -1189,7 +1220,7 @@ static int s3c64xx_spi_resume(struct device *dev) clk_enable(sdd->src_clk); clk_enable(sdd->clk); - s3c64xx_spi_hwinit(sdd, pdev->id); + s3c64xx_spi_hwinit(sdd, sdd->port_id); spi_master_resume(master); @@ -1227,6 +1258,100 @@ static const struct dev_pm_ops s3c64xx_spi_pm = { s3c64xx_spi_runtime_resume, NULL) }; +#if defined(CONFIG_CPU_S3C2416) || defined(CONFIG_CPU_S3C2443) +struct s3c64xx_spi_port_config s3c2443_spi_port_config = { + .fifo_lvl_mask = { 0x7f }, + .rx_lvl_offset = 13, + .tx_st_done = 21, + .high_speed = true, +}; +#define S3C2443_SPI_PORT_CONFIG ((kernel_ulong_t)&s3c2443_spi_port_config) +#else +#define S3C2443_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) +#endif + +#ifdef CONFIG_ARCH_S3C64XX +struct s3c64xx_spi_port_config s3c6410_spi_port_config = { + .fifo_lvl_mask = { 0x7f, 0x7F }, + .rx_lvl_offset = 13, + .tx_st_done = 21, +}; +#define S3C6410_SPI_PORT_CONFIG ((kernel_ulong_t)&s3c6410_spi_port_config) +#else +#define S3C6410_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) +#endif /* CONFIG_ARCH_S3C64XX */ + +#ifdef CONFIG_ARCH_S5P64X0 +struct s3c64xx_spi_port_config s5p64x0_spi_port_config = { + .fifo_lvl_mask = { 0x1ff, 0x7F }, + .rx_lvl_offset = 15, + .tx_st_done = 25, +}; +#define S5P64X0_SPI_PORT_CONFIG ((kernel_ulong_t)&s5p64x0_spi_port_config) +#else +#define S5P64X0_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) +#endif /* CONFIG_ARCH_S5P64X0 */ + +#ifdef CONFIG_ARCH_S5PC100 +struct s3c64xx_spi_port_config s5pc100_spi_port_config = { + .fifo_lvl_mask = { 0x7f, 0x7F }, + .rx_lvl_offset = 13, + .tx_st_done = 21, + .high_speed = true, +}; +#define S5PC100_SPI_PORT_CONFIG ((kernel_ulong_t)&s5pc100_spi_port_config) +#else +#define S5PC100_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) +#endif /* CONFIG_ARCH_S5PC100 */ + +#ifdef CONFIG_ARCH_S5PV210 +struct s3c64xx_spi_port_config s5pv210_spi_port_config = { + .fifo_lvl_mask = { 0x1ff, 0x7F }, + .rx_lvl_offset = 15, + .tx_st_done = 25, + .high_speed = 1, +}; +#define S5PV210_SPI_PORT_CONFIG ((kernel_ulong_t)&s5pv210_spi_port_config) +#else +#define S5PV210_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) +#endif /* CONFIG_ARCH_S5PV210 */ + +#ifdef CONFIG_ARCH_EXYNOS4 +struct s3c64xx_spi_port_config exynos4_spi_port_config = { + .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F }, + .rx_lvl_offset = 15, + .tx_st_done = 25, + .high_speed = 1, + .clk_from_cmu = true, +}; +#define EXYNOS4_SPI_PORT_CONFIG ((kernel_ulong_t)&exynos4_spi_port_config) +#else +#define EXYNOS4_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) +#endif /* CONFIG_ARCH_EXYNOS4 */ + +static struct platform_device_id s3c64xx_spi_driver_ids[] = { + { + .name = "s3c2443-spi", + .driver_data = S3C2443_SPI_PORT_CONFIG, + }, { + .name = "s3c6410-spi", + .driver_data = S3C6410_SPI_PORT_CONFIG, + }, { + .name = "s5p64x0-spi", + .driver_data = S5P64X0_SPI_PORT_CONFIG, + }, { + .name = "s5pc100-spi", + .driver_data = S5PC100_SPI_PORT_CONFIG, + }, { + .name = "s5pv210-spi", + .driver_data = S5PV210_SPI_PORT_CONFIG, + }, { + .name = "exynos4210-spi", + .driver_data = EXYNOS4_SPI_PORT_CONFIG, + }, + { }, +}; + static struct platform_driver s3c64xx_spi_driver = { .driver = { .name = "s3c64xx-spi", @@ -1234,6 +1359,7 @@ static struct platform_driver s3c64xx_spi_driver = { .pm = &s3c64xx_spi_pm, }, .remove = s3c64xx_spi_remove, + .id_table = s3c64xx_spi_driver_ids, }; MODULE_ALIAS("platform:s3c64xx-spi"); -- 1.6.6.rc2 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data 2012-05-18 9:33 ` [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data Thomas Abraham @ 2012-05-20 5:06 ` Grant Likely 2012-05-24 7:18 ` Kukjin Kim 1 sibling, 0 replies; 25+ messages in thread From: Grant Likely @ 2012-05-20 5:06 UTC (permalink / raw) To: Thomas Abraham, spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, kgene.kim, jaswinder.singh, broonie On Fri, 18 May 2012 15:03:29 +0530, Thomas Abraham <thomas.abraham@linaro.org> wrote: > Platform data is used to specify controller hardware specific information > such as the tx/rx fifo level mask and bit offset of rx fifo level. Such > information is not suitable to be supplied from device tree. Instead, > it can be moved into the driver data and removed from platform data. > > Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> > Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> Acked-by: Grant Likely <grant.likely@secretlab.ca> > --- > arch/arm/mach-exynos/clock-exynos4.c | 18 +- > arch/arm/mach-exynos/setup-spi.c | 25 --- > arch/arm/mach-s3c24xx/clock-s3c2416.c | 2 +- > arch/arm/mach-s3c24xx/clock-s3c2443.c | 2 +- > arch/arm/mach-s3c24xx/common-s3c2443.c | 4 +- > arch/arm/mach-s3c24xx/setup-spi.c | 8 - > arch/arm/mach-s3c64xx/clock.c | 20 ++-- > arch/arm/mach-s3c64xx/setup-spi.c | 13 -- > arch/arm/mach-s5p64x0/clock-s5p6440.c | 12 +- > arch/arm/mach-s5p64x0/clock-s5p6450.c | 12 +- > arch/arm/mach-s5p64x0/setup-spi.c | 16 -- > arch/arm/mach-s5pc100/clock.c | 30 ++-- > arch/arm/mach-s5pc100/setup-spi.c | 22 --- > arch/arm/mach-s5pv210/clock.c | 14 +- > arch/arm/mach-s5pv210/setup-spi.c | 15 -- > arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 15 -- > drivers/spi/spi-s3c64xx.c | 180 ++++++++++++++++++---- > 17 files changed, 210 insertions(+), 198 deletions(-) > > diff --git a/arch/arm/mach-exynos/clock-exynos4.c b/arch/arm/mach-exynos/clock-exynos4.c > index bcb7db4..10a46a9 100644 > --- a/arch/arm/mach-exynos/clock-exynos4.c > +++ b/arch/arm/mach-exynos/clock-exynos4.c > @@ -586,17 +586,17 @@ static struct clk exynos4_init_clocks_off[] = { > .ctrlbit = (1 << 13), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.0", > + .devname = "exynos4210-spi.0", > .enable = exynos4_clk_ip_peril_ctrl, > .ctrlbit = (1 << 16), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.1", > + .devname = "exynos4210-spi.1", > .enable = exynos4_clk_ip_peril_ctrl, > .ctrlbit = (1 << 17), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.2", > + .devname = "exynos4210-spi.2", > .enable = exynos4_clk_ip_peril_ctrl, > .ctrlbit = (1 << 18), > }, { > @@ -1245,7 +1245,7 @@ static struct clksrc_clk exynos4_clk_sclk_mmc3 = { > static struct clksrc_clk exynos4_clk_sclk_spi0 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.0", > + .devname = "exynos4210-spi.0", > .enable = exynos4_clksrc_mask_peril1_ctrl, > .ctrlbit = (1 << 16), > }, > @@ -1257,7 +1257,7 @@ static struct clksrc_clk exynos4_clk_sclk_spi0 = { > static struct clksrc_clk exynos4_clk_sclk_spi1 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.1", > + .devname = "exynos4210-spi.1", > .enable = exynos4_clksrc_mask_peril1_ctrl, > .ctrlbit = (1 << 20), > }, > @@ -1269,7 +1269,7 @@ static struct clksrc_clk exynos4_clk_sclk_spi1 = { > static struct clksrc_clk exynos4_clk_sclk_spi2 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.2", > + .devname = "exynos4210-spi.2", > .enable = exynos4_clksrc_mask_peril1_ctrl, > .ctrlbit = (1 << 24), > }, > @@ -1347,9 +1347,9 @@ static struct clk_lookup exynos4_clk_lookup[] = { > CLKDEV_INIT("dma-pl330.0", "apb_pclk", &exynos4_clk_pdma0), > CLKDEV_INIT("dma-pl330.1", "apb_pclk", &exynos4_clk_pdma1), > CLKDEV_INIT("dma-pl330.2", "apb_pclk", &exynos4_clk_mdma1), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk0", &exynos4_clk_sclk_spi0.clk), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk0", &exynos4_clk_sclk_spi1.clk), > - CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk0", &exynos4_clk_sclk_spi2.clk), > + CLKDEV_INIT("exynos4210-spi.0", "spi_busclk0", &exynos4_clk_sclk_spi0.clk), > + CLKDEV_INIT("exynos4210-spi.1", "spi_busclk0", &exynos4_clk_sclk_spi1.clk), > + CLKDEV_INIT("exynos4210-spi.2", "spi_busclk0", &exynos4_clk_sclk_spi2.clk), > }; > > static int xtal_rate; > diff --git a/arch/arm/mach-exynos/setup-spi.c b/arch/arm/mach-exynos/setup-spi.c > index 833ff40..a71ec4d 100644 > --- a/arch/arm/mach-exynos/setup-spi.c > +++ b/arch/arm/mach-exynos/setup-spi.c > @@ -12,17 +12,8 @@ > #include <linux/platform_device.h> > > #include <plat/gpio-cfg.h> > -#include <plat/s3c64xx-spi.h> > > #ifdef CONFIG_S3C64XX_DEV_SPI0 > -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { > - .fifo_lvl_mask = 0x1ff, > - .rx_lvl_offset = 15, > - .high_speed = 1, > - .clk_from_cmu = true, > - .tx_st_done = 25, > -}; > - > int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgpin(EXYNOS4_GPB(0), S3C_GPIO_SFN(2)); > @@ -34,14 +25,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > #endif > > #ifdef CONFIG_S3C64XX_DEV_SPI1 > -struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 15, > - .high_speed = 1, > - .clk_from_cmu = true, > - .tx_st_done = 25, > -}; > - > int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgpin(EXYNOS4_GPB(4), S3C_GPIO_SFN(2)); > @@ -53,14 +36,6 @@ int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) > #endif > > #ifdef CONFIG_S3C64XX_DEV_SPI2 > -struct s3c64xx_spi_info s3c64xx_spi2_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 15, > - .high_speed = 1, > - .clk_from_cmu = true, > - .tx_st_done = 25, > -}; > - > int s3c64xx_spi2_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgpin(EXYNOS4_GPC1(1), S3C_GPIO_SFN(5)); > diff --git a/arch/arm/mach-s3c24xx/clock-s3c2416.c b/arch/arm/mach-s3c24xx/clock-s3c2416.c > index 8702ecf..a582ba1 100644 > --- a/arch/arm/mach-s3c24xx/clock-s3c2416.c > +++ b/arch/arm/mach-s3c24xx/clock-s3c2416.c > @@ -144,7 +144,7 @@ static struct clk_lookup s3c2416_clk_lookup[] = { > CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.0", &hsmmc0_clk), > CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &hsmmc_mux0.clk), > CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &hsmmc_mux1.clk), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &hsspi_mux.clk), > + CLKDEV_INIT("s3c2443-spi.0", "spi_busclk2", &hsspi_mux.clk), > }; > > void __init s3c2416_init_clocks(int xtal) > diff --git a/arch/arm/mach-s3c24xx/clock-s3c2443.c b/arch/arm/mach-s3c24xx/clock-s3c2443.c > index a4c5a52..7f689ce 100644 > --- a/arch/arm/mach-s3c24xx/clock-s3c2443.c > +++ b/arch/arm/mach-s3c24xx/clock-s3c2443.c > @@ -181,7 +181,7 @@ static struct clk *clks[] __initdata = { > > static struct clk_lookup s3c2443_clk_lookup[] = { > CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_hsmmc), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_hsspi.clk), > + CLKDEV_INIT("s3c2443-spi.0", "spi_busclk2", &clk_hsspi.clk), > }; > > void __init s3c2443_init_clocks(int xtal) > diff --git a/arch/arm/mach-s3c24xx/common-s3c2443.c b/arch/arm/mach-s3c24xx/common-s3c2443.c > index aeeb2be..aeb4a24 100644 > --- a/arch/arm/mach-s3c24xx/common-s3c2443.c > +++ b/arch/arm/mach-s3c24xx/common-s3c2443.c > @@ -559,7 +559,7 @@ static struct clk hsmmc1_clk = { > > static struct clk hsspi_clk = { > .name = "spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s3c2443-spi.0", > .parent = &clk_p, > .enable = s3c2443_clkcon_enable_p, > .ctrlbit = S3C2443_PCLKCON_HSSPI, > @@ -633,7 +633,7 @@ static struct clk_lookup s3c2443_clk_lookup[] = { > CLKDEV_INIT(NULL, "clk_uart_baud2", &clk_p), > CLKDEV_INIT(NULL, "clk_uart_baud3", &clk_esys_uart.clk), > CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.0", &hsmmc1_clk), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk0", &hsspi_clk), > + CLKDEV_INIT("s3c2443-spi.0", "spi_busclk0", &hsspi_clk), > }; > > void __init s3c2443_common_init_clocks(int xtal, pll_fn get_mpll, > diff --git a/arch/arm/mach-s3c24xx/setup-spi.c b/arch/arm/mach-s3c24xx/setup-spi.c > index 5712c85..42abe15 100644 > --- a/arch/arm/mach-s3c24xx/setup-spi.c > +++ b/arch/arm/mach-s3c24xx/setup-spi.c > @@ -13,19 +13,11 @@ > #include <linux/platform_device.h> > > #include <plat/gpio-cfg.h> > -#include <plat/s3c64xx-spi.h> > > #include <mach/hardware.h> > #include <mach/regs-gpio.h> > > #ifdef CONFIG_S3C64XX_DEV_SPI0 > -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 13, > - .tx_st_done = 21, > - .high_speed = 1, > -}; > - > int s3c64xx_spi0_cfg_gpio(struct platform_device *pdev) > { > /* enable hsspi bit in misccr */ > diff --git a/arch/arm/mach-s3c64xx/clock.c b/arch/arm/mach-s3c64xx/clock.c > index 52f079a..28041e8 100644 > --- a/arch/arm/mach-s3c64xx/clock.c > +++ b/arch/arm/mach-s3c64xx/clock.c > @@ -178,13 +178,13 @@ static struct clk init_clocks_off[] = { > .ctrlbit = S3C_CLKCON_PCLK_KEYPAD, > }, { > .name = "spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s3c6410-spi.0", > .parent = &clk_p, > .enable = s3c64xx_pclk_ctrl, > .ctrlbit = S3C_CLKCON_PCLK_SPI0, > }, { > .name = "spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s3c6410-spi.1", > .parent = &clk_p, > .enable = s3c64xx_pclk_ctrl, > .ctrlbit = S3C_CLKCON_PCLK_SPI1, > @@ -331,7 +331,7 @@ static struct clk init_clocks_off[] = { > > static struct clk clk_48m_spi0 = { > .name = "spi_48m", > - .devname = "s3c64xx-spi.0", > + .devname = "s3c6410-spi.0", > .parent = &clk_48m, > .enable = s3c64xx_sclk_ctrl, > .ctrlbit = S3C_CLKCON_SCLK_SPI0_48, > @@ -339,7 +339,7 @@ static struct clk clk_48m_spi0 = { > > static struct clk clk_48m_spi1 = { > .name = "spi_48m", > - .devname = "s3c64xx-spi.1", > + .devname = "s3c6410-spi.1", > .parent = &clk_48m, > .enable = s3c64xx_sclk_ctrl, > .ctrlbit = S3C_CLKCON_SCLK_SPI1_48, > @@ -802,7 +802,7 @@ static struct clksrc_clk clk_sclk_mmc2 = { > static struct clksrc_clk clk_sclk_spi0 = { > .clk = { > .name = "spi-bus", > - .devname = "s3c64xx-spi.0", > + .devname = "s3c6410-spi.0", > .ctrlbit = S3C_CLKCON_SCLK_SPI0, > .enable = s3c64xx_sclk_ctrl, > }, > @@ -814,7 +814,7 @@ static struct clksrc_clk clk_sclk_spi0 = { > static struct clksrc_clk clk_sclk_spi1 = { > .clk = { > .name = "spi-bus", > - .devname = "s3c64xx-spi.1", > + .devname = "s3c6410-spi.1", > .ctrlbit = S3C_CLKCON_SCLK_SPI1, > .enable = s3c64xx_sclk_ctrl, > }, > @@ -858,10 +858,10 @@ static struct clk_lookup s3c64xx_clk_lookup[] = { > CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk), > CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), > CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_48m_spi0), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk2", &clk_48m_spi1), > + CLKDEV_INIT("s3c6410-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), > + CLKDEV_INIT("s3c6410-spi.0", "spi_busclk2", &clk_48m_spi0), > + CLKDEV_INIT("s3c6410-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), > + CLKDEV_INIT("s3c6410-spi.1", "spi_busclk2", &clk_48m_spi1), > }; > > #define GET_DIV(clk, field) ((((clk) & field##_MASK) >> field##_SHIFT) + 1) > diff --git a/arch/arm/mach-s3c64xx/setup-spi.c b/arch/arm/mach-s3c64xx/setup-spi.c > index d9592ad..ff999d9 100644 > --- a/arch/arm/mach-s3c64xx/setup-spi.c > +++ b/arch/arm/mach-s3c64xx/setup-spi.c > @@ -12,15 +12,8 @@ > #include <linux/platform_device.h> > > #include <plat/gpio-cfg.h> > -#include <plat/s3c64xx-spi.h> > > #ifdef CONFIG_S3C64XX_DEV_SPI0 > -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 13, > - .tx_st_done = 21, > -}; > - > int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgall_range(S3C64XX_GPC(0), 3, > @@ -30,12 +23,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > #endif > > #ifdef CONFIG_S3C64XX_DEV_SPI1 > -struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 13, > - .tx_st_done = 21, > -}; > - > int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgall_range(S3C64XX_GPC(4), 3, > diff --git a/arch/arm/mach-s5p64x0/clock-s5p6440.c b/arch/arm/mach-s5p64x0/clock-s5p6440.c > index ee1e8e7..55ea3ab 100644 > --- a/arch/arm/mach-s5p64x0/clock-s5p6440.c > +++ b/arch/arm/mach-s5p64x0/clock-s5p6440.c > @@ -227,13 +227,13 @@ static struct clk init_clocks_off[] = { > .ctrlbit = (1 << 17), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s5p64x0-spi.0", > .parent = &clk_pclk_low.clk, > .enable = s5p64x0_pclk_ctrl, > .ctrlbit = (1 << 21), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s5p64x0-spi.1", > .parent = &clk_pclk_low.clk, > .enable = s5p64x0_pclk_ctrl, > .ctrlbit = (1 << 22), > @@ -467,7 +467,7 @@ static struct clksrc_clk clk_sclk_uclk = { > static struct clksrc_clk clk_sclk_spi0 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s5p64x0-spi.0", > .ctrlbit = (1 << 20), > .enable = s5p64x0_sclk_ctrl, > }, > @@ -479,7 +479,7 @@ static struct clksrc_clk clk_sclk_spi0 = { > static struct clksrc_clk clk_sclk_spi1 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s5p64x0-spi.1", > .ctrlbit = (1 << 21), > .enable = s5p64x0_sclk_ctrl, > }, > @@ -519,8 +519,8 @@ static struct clk_lookup s5p6440_clk_lookup[] = { > CLKDEV_INIT(NULL, "clk_uart_baud2", &clk_pclk_low.clk), > CLKDEV_INIT(NULL, "clk_uart_baud3", &clk_sclk_uclk.clk), > CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), > + CLKDEV_INIT("s5p64x0.0", "spi_busclk1", &clk_sclk_spi0.clk), > + CLKDEV_INIT("s5p64x0.1", "spi_busclk1", &clk_sclk_spi1.clk), > CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &clk_sclk_mmc0.clk), > CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk), > CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), > diff --git a/arch/arm/mach-s5p64x0/clock-s5p6450.c b/arch/arm/mach-s5p64x0/clock-s5p6450.c > index dae6a13..f3e0ef3 100644 > --- a/arch/arm/mach-s5p64x0/clock-s5p6450.c > +++ b/arch/arm/mach-s5p64x0/clock-s5p6450.c > @@ -236,13 +236,13 @@ static struct clk init_clocks_off[] = { > .ctrlbit = (1 << 17), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s5p64x0-spi.0", > .parent = &clk_pclk_low.clk, > .enable = s5p64x0_pclk_ctrl, > .ctrlbit = (1 << 21), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s5p64x0-spi.1", > .parent = &clk_pclk_low.clk, > .enable = s5p64x0_pclk_ctrl, > .ctrlbit = (1 << 22), > @@ -528,7 +528,7 @@ static struct clksrc_clk clk_sclk_uclk = { > static struct clksrc_clk clk_sclk_spi0 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s5p64x0-spi.0", > .ctrlbit = (1 << 20), > .enable = s5p64x0_sclk_ctrl, > }, > @@ -540,7 +540,7 @@ static struct clksrc_clk clk_sclk_spi0 = { > static struct clksrc_clk clk_sclk_spi1 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s5p64x0-spi.1", > .ctrlbit = (1 << 21), > .enable = s5p64x0_sclk_ctrl, > }, > @@ -562,8 +562,8 @@ static struct clk_lookup s5p6450_clk_lookup[] = { > CLKDEV_INIT(NULL, "clk_uart_baud2", &clk_pclk_low.clk), > CLKDEV_INIT(NULL, "clk_uart_baud3", &clk_sclk_uclk.clk), > CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), > + CLKDEV_INIT("s5p64x0-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), > + CLKDEV_INIT("s5p64x0-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), > CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &clk_sclk_mmc0.clk), > CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk), > CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), > diff --git a/arch/arm/mach-s5p64x0/setup-spi.c b/arch/arm/mach-s5p64x0/setup-spi.c > index e9b8412..1cf84b5 100644 > --- a/arch/arm/mach-s5p64x0/setup-spi.c > +++ b/arch/arm/mach-s5p64x0/setup-spi.c > @@ -10,19 +10,9 @@ > > #include <linux/gpio.h> > #include <linux/platform_device.h> > -#include <linux/io.h> > - > #include <plat/gpio-cfg.h> > -#include <plat/cpu.h> > -#include <plat/s3c64xx-spi.h> > > #ifdef CONFIG_S3C64XX_DEV_SPI0 > -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { > - .fifo_lvl_mask = 0x1ff, > - .rx_lvl_offset = 15, > - .tx_st_done = 25, > -}; > - > int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > { > if (soc_is_s5p6450()) > @@ -36,12 +26,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > #endif > > #ifdef CONFIG_S3C64XX_DEV_SPI1 > -struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 15, > - .tx_st_done = 25, > -}; > - > int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) > { > if (soc_is_s5p6450()) > diff --git a/arch/arm/mach-s5pc100/clock.c b/arch/arm/mach-s5pc100/clock.c > index 16eca4e..9262197 100644 > --- a/arch/arm/mach-s5pc100/clock.c > +++ b/arch/arm/mach-s5pc100/clock.c > @@ -564,19 +564,19 @@ static struct clk init_clocks_off[] = { > .ctrlbit = (1 << 5), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s5pc100-spi.0", > .parent = &clk_div_d1_bus.clk, > .enable = s5pc100_d1_4_ctrl, > .ctrlbit = (1 << 6), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s5pc100-spi.1", > .parent = &clk_div_d1_bus.clk, > .enable = s5pc100_d1_4_ctrl, > .ctrlbit = (1 << 7), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.2", > + .devname = "s5pc100-spi.2", > .parent = &clk_div_d1_bus.clk, > .enable = s5pc100_d1_4_ctrl, > .ctrlbit = (1 << 8), > @@ -702,7 +702,7 @@ static struct clk clk_hsmmc0 = { > > static struct clk clk_48m_spi0 = { > .name = "spi_48m", > - .devname = "s3c64xx-spi.0", > + .devname = "s5pc100-spi.0", > .parent = &clk_mout_48m.clk, > .enable = s5pc100_sclk0_ctrl, > .ctrlbit = (1 << 7), > @@ -710,7 +710,7 @@ static struct clk clk_48m_spi0 = { > > static struct clk clk_48m_spi1 = { > .name = "spi_48m", > - .devname = "s3c64xx-spi.1", > + .devname = "s5pc100-spi.1", > .parent = &clk_mout_48m.clk, > .enable = s5pc100_sclk0_ctrl, > .ctrlbit = (1 << 8), > @@ -718,7 +718,7 @@ static struct clk clk_48m_spi1 = { > > static struct clk clk_48m_spi2 = { > .name = "spi_48m", > - .devname = "s3c64xx-spi.2", > + .devname = "s5pc100-spi.2", > .parent = &clk_mout_48m.clk, > .enable = s5pc100_sclk0_ctrl, > .ctrlbit = (1 << 9), > @@ -1085,7 +1085,7 @@ static struct clksrc_clk clk_sclk_mmc2 = { > static struct clksrc_clk clk_sclk_spi0 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s5pc100-spi.0", > .ctrlbit = (1 << 4), > .enable = s5pc100_sclk0_ctrl, > }, > @@ -1097,7 +1097,7 @@ static struct clksrc_clk clk_sclk_spi0 = { > static struct clksrc_clk clk_sclk_spi1 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s5pc100-spi.1", > .ctrlbit = (1 << 5), > .enable = s5pc100_sclk0_ctrl, > }, > @@ -1109,7 +1109,7 @@ static struct clksrc_clk clk_sclk_spi1 = { > static struct clksrc_clk clk_sclk_spi2 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.2", > + .devname = "s5pc100-spi.2", > .ctrlbit = (1 << 6), > .enable = s5pc100_sclk0_ctrl, > }, > @@ -1315,12 +1315,12 @@ static struct clk_lookup s5pc100_clk_lookup[] = { > CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &clk_sclk_mmc1.clk), > CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), > CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_48m_spi0), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &clk_sclk_spi0.clk), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_48m_spi1), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk2", &clk_sclk_spi1.clk), > - CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk1", &clk_48m_spi2), > - CLKDEV_INIT("s3c64xx-spi.2", "spi_busclk2", &clk_sclk_spi2.clk), > + CLKDEV_INIT("s5pc100-spi.0", "spi_busclk1", &clk_48m_spi0), > + CLKDEV_INIT("s5pc100-spi.0", "spi_busclk2", &clk_sclk_spi0.clk), > + CLKDEV_INIT("s5pc100-spi.1", "spi_busclk1", &clk_48m_spi1), > + CLKDEV_INIT("s5pc100-spi.1", "spi_busclk2", &clk_sclk_spi1.clk), > + CLKDEV_INIT("s5pc100-spi.2", "spi_busclk1", &clk_48m_spi2), > + CLKDEV_INIT("s5pc100-spi.2", "spi_busclk2", &clk_sclk_spi2.clk), > }; > > void __init s5pc100_register_clocks(void) > diff --git a/arch/arm/mach-s5pc100/setup-spi.c b/arch/arm/mach-s5pc100/setup-spi.c > index 431a6f7..4b42718 100644 > --- a/arch/arm/mach-s5pc100/setup-spi.c > +++ b/arch/arm/mach-s5pc100/setup-spi.c > @@ -12,16 +12,8 @@ > #include <linux/platform_device.h> > > #include <plat/gpio-cfg.h> > -#include <plat/s3c64xx-spi.h> > > #ifdef CONFIG_S3C64XX_DEV_SPI0 > -struct s3c64xx_spi_info s3c64xx_spi0_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 13, > - .high_speed = 1, > - .tx_st_done = 21, > -}; > - > int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgall_range(S5PC100_GPB(0), 3, > @@ -31,13 +23,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > #endif > > #ifdef CONFIG_S3C64XX_DEV_SPI1 > -struct s3c64xx_spi_info s3c64xx_spi1_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 13, > - .high_speed = 1, > - .tx_st_done = 21, > -}; > - > int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgall_range(S5PC100_GPB(4), 3, > @@ -47,13 +32,6 @@ int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) > #endif > > #ifdef CONFIG_S3C64XX_DEV_SPI2 > -struct s3c64xx_spi_info s3c64xx_spi2_pdata __initdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 13, > - .high_speed = 1, > - .tx_st_done = 21, > -}; > - > int s3c64xx_spi2_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgpin(S5PC100_GPG3(0), S3C_GPIO_SFN(3)); > diff --git a/arch/arm/mach-s5pv210/clock.c b/arch/arm/mach-s5pv210/clock.c > index 09609d5..fcdf52d 100644 > --- a/arch/arm/mach-s5pv210/clock.c > +++ b/arch/arm/mach-s5pv210/clock.c > @@ -445,19 +445,19 @@ static struct clk init_clocks_off[] = { > .ctrlbit = (1 << 11), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s5pv210-spi.0", > .parent = &clk_pclk_psys.clk, > .enable = s5pv210_clk_ip3_ctrl, > .ctrlbit = (1<<12), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s5pv210-spi.1", > .parent = &clk_pclk_psys.clk, > .enable = s5pv210_clk_ip3_ctrl, > .ctrlbit = (1<<13), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.2", > + .devname = "s5pv210-spi.2", > .parent = &clk_pclk_psys.clk, > .enable = s5pv210_clk_ip3_ctrl, > .ctrlbit = (1<<14), > @@ -1035,7 +1035,7 @@ static struct clksrc_clk clk_sclk_mmc3 = { > static struct clksrc_clk clk_sclk_spi0 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.0", > + .devname = "s5pv210-spi.0", > .enable = s5pv210_clk_mask0_ctrl, > .ctrlbit = (1 << 16), > }, > @@ -1047,7 +1047,7 @@ static struct clksrc_clk clk_sclk_spi0 = { > static struct clksrc_clk clk_sclk_spi1 = { > .clk = { > .name = "sclk_spi", > - .devname = "s3c64xx-spi.1", > + .devname = "s5pv210-spi.1", > .enable = s5pv210_clk_mask0_ctrl, > .ctrlbit = (1 << 17), > }, > @@ -1331,8 +1331,8 @@ static struct clk_lookup s5pv210_clk_lookup[] = { > CLKDEV_INIT("s3c-sdhci.2", "mmc_busclk.2", &clk_sclk_mmc2.clk), > CLKDEV_INIT("s3c-sdhci.3", "mmc_busclk.2", &clk_sclk_mmc3.clk), > CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), > + CLKDEV_INIT("s5pv210-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), > + CLKDEV_INIT("s5pv210-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), > }; > > void __init s5pv210_register_clocks(void) > diff --git a/arch/arm/mach-s5pv210/setup-spi.c b/arch/arm/mach-s5pv210/setup-spi.c > index f43c504..2cd66a6 100644 > --- a/arch/arm/mach-s5pv210/setup-spi.c > +++ b/arch/arm/mach-s5pv210/setup-spi.c > @@ -12,16 +12,8 @@ > #include <linux/platform_device.h> > > #include <plat/gpio-cfg.h> > -#include <plat/s3c64xx-spi.h> > > #ifdef CONFIG_S3C64XX_DEV_SPI0 > -struct s3c64xx_spi_info s3c64xx_spi0_pdata = { > - .fifo_lvl_mask = 0x1ff, > - .rx_lvl_offset = 15, > - .high_speed = 1, > - .tx_st_done = 25, > -}; > - > int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgpin(S5PV210_GPB(0), S3C_GPIO_SFN(2)); > @@ -33,13 +25,6 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) > #endif > > #ifdef CONFIG_S3C64XX_DEV_SPI1 > -struct s3c64xx_spi_info s3c64xx_spi1_pdata = { > - .fifo_lvl_mask = 0x7f, > - .rx_lvl_offset = 15, > - .high_speed = 1, > - .tx_st_done = 25, > -}; > - > int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) > { > s3c_gpio_cfgpin(S5PV210_GPB(4), S3C_GPIO_SFN(2)); > diff --git a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > index fa95e9a..4e9b9c3 100644 > --- a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > +++ b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > @@ -33,28 +33,13 @@ struct s3c64xx_spi_csinfo { > /** > * struct s3c64xx_spi_info - SPI Controller defining structure > * @src_clk_nr: Clock source index for the CLK_CFG[SPI_CLKSEL] field. > - * @clk_from_cmu: If the SPI clock/prescalar control block is present > - * by the platform's clock-management-unit and not in SPI controller. > * @num_cs: Number of CS this controller emulates. > * @cfg_gpio: Configure pins for this SPI controller. > - * @fifo_lvl_mask: All tx fifo_lvl fields start at offset-6 > - * @rx_lvl_offset: Depends on tx fifo_lvl field and bus number > - * @high_speed: If the controller supports HIGH_SPEED_EN bit > - * @tx_st_done: Depends on tx fifo_lvl field > */ > struct s3c64xx_spi_info { > int src_clk_nr; > - bool clk_from_cmu; > - > int num_cs; > - > int (*cfg_gpio)(struct platform_device *pdev); > - > - /* Following two fields are for future compatibility */ > - int fifo_lvl_mask; > - int rx_lvl_offset; > - int high_speed; > - int tx_st_done; > }; > > /** > diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c > index 6a3d51a..f6bc0e3 100644 > --- a/drivers/spi/spi-s3c64xx.c > +++ b/drivers/spi/spi-s3c64xx.c > @@ -31,6 +31,8 @@ > #include <mach/dma.h> > #include <plat/s3c64xx-spi.h> > > +#define MAX_SPI_PORTS 3 > + > /* Registers and bit-fields */ > > #define S3C64XX_SPI_CH_CFG 0x00 > @@ -113,9 +115,12 @@ > > #define S3C64XX_SPI_FBCLK_MSK (3<<0) > > -#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & (1 << (i)->tx_st_done)) ? 1 : 0) > -#define TX_FIFO_LVL(v, i) (((v) >> 6) & (i)->fifo_lvl_mask) > -#define RX_FIFO_LVL(v, i) (((v) >> (i)->rx_lvl_offset) & (i)->fifo_lvl_mask) > +#define FIFO_LVL_MASK(i) ((i)->port_conf->fifo_lvl_mask[i->port_id]) > +#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & \ > + (1 << (i)->port_conf->tx_st_done)) ? 1 : 0) > +#define TX_FIFO_LVL(v, i) (((v) >> 6) & FIFO_LVL_MASK(i)) > +#define RX_FIFO_LVL(v, i) (((v) >> (i)->port_conf->rx_lvl_offset) & \ > + FIFO_LVL_MASK(i)) > > #define S3C64XX_SPI_MAX_TRAILCNT 0x3ff > #define S3C64XX_SPI_TRAILCNT_OFF 19 > @@ -134,6 +139,28 @@ struct s3c64xx_spi_dma_data { > }; > > /** > + * struct s3c64xx_spi_info - SPI Controller hardware info > + * @fifo_lvl_mask: Bit-mask for {TX|RX}_FIFO_LVL bits in SPI_STATUS register. > + * @rx_lvl_offset: Bit offset of RX_FIFO_LVL bits in SPI_STATUS regiter. > + * @tx_st_done: Bit offset of TX_DONE bit in SPI_STATUS regiter. > + * @high_speed: True, if the controller supports HIGH_SPEED_EN bit. > + * @clk_from_cmu: True, if the controller does not include a clock mux and > + * prescaler unit. > + * > + * The Samsung s3c64xx SPI controller are used on various Samsung SoC's but > + * differ in some aspects such as the size of the fifo and spi bus clock > + * setup. Such differences are specified to the driver using this structure > + * which is provided as driver data to the driver. > + */ > +struct s3c64xx_spi_port_config { > + int fifo_lvl_mask[MAX_SPI_PORTS]; > + int rx_lvl_offset; > + int tx_st_done; > + bool high_speed; > + bool clk_from_cmu; > +}; > + > +/** > * struct s3c64xx_spi_driver_data - Runtime info holder for SPI driver. > * @clk: Pointer to the spi clock. > * @src_clk: Pointer to the clock used to generate SPI signals. > @@ -171,6 +198,8 @@ struct s3c64xx_spi_driver_data { > struct s3c64xx_spi_dma_data rx_dma; > struct s3c64xx_spi_dma_data tx_dma; > struct samsung_dma_ops *ops; > + struct s3c64xx_spi_port_config *port_conf; > + unsigned port_id; > }; > > static struct s3c2410_dma_client s3c64xx_spi_dma_client = { > @@ -179,7 +208,6 @@ static struct s3c2410_dma_client s3c64xx_spi_dma_client = { > > static void flush_fifo(struct s3c64xx_spi_driver_data *sdd) > { > - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; > void __iomem *regs = sdd->regs; > unsigned long loops; > u32 val; > @@ -195,7 +223,7 @@ static void flush_fifo(struct s3c64xx_spi_driver_data *sdd) > loops = msecs_to_loops(1); > do { > val = readl(regs + S3C64XX_SPI_STATUS); > - } while (TX_FIFO_LVL(val, sci) && loops--); > + } while (TX_FIFO_LVL(val, sdd) && loops--); > > if (loops == 0) > dev_warn(&sdd->pdev->dev, "Timed out flushing TX FIFO\n"); > @@ -204,7 +232,7 @@ static void flush_fifo(struct s3c64xx_spi_driver_data *sdd) > loops = msecs_to_loops(1); > do { > val = readl(regs + S3C64XX_SPI_STATUS); > - if (RX_FIFO_LVL(val, sci)) > + if (RX_FIFO_LVL(val, sdd)) > readl(regs + S3C64XX_SPI_RX_DATA); > else > break; > @@ -302,7 +330,6 @@ static void enable_datapath(struct s3c64xx_spi_driver_data *sdd, > struct spi_device *spi, > struct spi_transfer *xfer, int dma_mode) > { > - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; > void __iomem *regs = sdd->regs; > u32 modecfg, chcfg; > > @@ -352,7 +379,7 @@ static void enable_datapath(struct s3c64xx_spi_driver_data *sdd, > if (xfer->rx_buf != NULL) { > sdd->state |= RXBUSY; > > - if (sci->high_speed && sdd->cur_speed >= 30000000UL > + if (sdd->port_conf->high_speed && sdd->cur_speed >= 30000000UL > && !(sdd->cur_mode & SPI_CPHA)) > chcfg |= S3C64XX_SPI_CH_HS_EN; > > @@ -392,7 +419,6 @@ static inline void enable_cs(struct s3c64xx_spi_driver_data *sdd, > static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, > struct spi_transfer *xfer, int dma_mode) > { > - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; > void __iomem *regs = sdd->regs; > unsigned long val; > int ms; > @@ -409,7 +435,7 @@ static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, > val = msecs_to_loops(ms); > do { > status = readl(regs + S3C64XX_SPI_STATUS); > - } while (RX_FIFO_LVL(status, sci) < xfer->len && --val); > + } while (RX_FIFO_LVL(status, sdd) < xfer->len && --val); > } > > if (!val) > @@ -428,8 +454,8 @@ static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, > if (xfer->rx_buf == NULL) { > val = msecs_to_loops(10); > status = readl(regs + S3C64XX_SPI_STATUS); > - while ((TX_FIFO_LVL(status, sci) > - || !S3C64XX_SPI_ST_TX_DONE(status, sci)) > + while ((TX_FIFO_LVL(status, sdd) > + || !S3C64XX_SPI_ST_TX_DONE(status, sdd)) > && --val) { > cpu_relax(); > status = readl(regs + S3C64XX_SPI_STATUS); > @@ -478,12 +504,11 @@ static inline void disable_cs(struct s3c64xx_spi_driver_data *sdd, > > static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) > { > - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; > void __iomem *regs = sdd->regs; > u32 val; > > /* Disable Clock */ > - if (sci->clk_from_cmu) { > + if (sdd->port_conf->clk_from_cmu) { > clk_disable(sdd->src_clk); > } else { > val = readl(regs + S3C64XX_SPI_CLK_CFG); > @@ -527,7 +552,7 @@ static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) > > writel(val, regs + S3C64XX_SPI_MODE_CFG); > > - if (sci->clk_from_cmu) { > + if (sdd->port_conf->clk_from_cmu) { > /* Configure Clock */ > /* There is half-multiplier before the SPI */ > clk_set_rate(sdd->src_clk, sdd->cur_speed * 2); > @@ -553,7 +578,6 @@ static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) > static int s3c64xx_spi_map_mssg(struct s3c64xx_spi_driver_data *sdd, > struct spi_message *msg) > { > - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; > struct device *dev = &sdd->pdev->dev; > struct spi_transfer *xfer; > > @@ -569,7 +593,7 @@ static int s3c64xx_spi_map_mssg(struct s3c64xx_spi_driver_data *sdd, > /* Map until end or first fail */ > list_for_each_entry(xfer, &msg->transfers, transfer_list) { > > - if (xfer->len <= ((sci->fifo_lvl_mask >> 1) + 1)) > + if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1)) > continue; > > if (xfer->tx_buf != NULL) { > @@ -603,7 +627,6 @@ static int s3c64xx_spi_map_mssg(struct s3c64xx_spi_driver_data *sdd, > static void s3c64xx_spi_unmap_mssg(struct s3c64xx_spi_driver_data *sdd, > struct spi_message *msg) > { > - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; > struct device *dev = &sdd->pdev->dev; > struct spi_transfer *xfer; > > @@ -612,7 +635,7 @@ static void s3c64xx_spi_unmap_mssg(struct s3c64xx_spi_driver_data *sdd, > > list_for_each_entry(xfer, &msg->transfers, transfer_list) { > > - if (xfer->len <= ((sci->fifo_lvl_mask >> 1) + 1)) > + if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1)) > continue; > > if (xfer->rx_buf != NULL > @@ -631,7 +654,6 @@ static int s3c64xx_spi_transfer_one_message(struct spi_master *master, > struct spi_message *msg) > { > struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); > - struct s3c64xx_spi_info *sci = sdd->cntrlr_info; > struct spi_device *spi = msg->spi; > struct s3c64xx_spi_csinfo *cs = spi->controller_data; > struct spi_transfer *xfer; > @@ -686,7 +708,7 @@ static int s3c64xx_spi_transfer_one_message(struct spi_master *master, > } > > /* Polling method for xfers not bigger than FIFO capacity */ > - if (xfer->len <= ((sci->fifo_lvl_mask >> 1) + 1)) > + if (xfer->len <= ((FIFO_LVL_MASK(sdd) >> 1) + 1)) > use_dma = 0; > else > use_dma = 1; > @@ -840,7 +862,7 @@ static int s3c64xx_spi_setup(struct spi_device *spi) > pm_runtime_get_sync(&sdd->pdev->dev); > > /* Check if we can provide the requested rate */ > - if (!sci->clk_from_cmu) { > + if (!sdd->port_conf->clk_from_cmu) { > u32 psr, speed; > > /* Max possible */ > @@ -921,7 +943,7 @@ static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd, int channel) > /* Disable Interrupts - we use Polling if not DMA mode */ > writel(0, regs + S3C64XX_SPI_INT_EN); > > - if (!sci->clk_from_cmu) > + if (!sdd->port_conf->clk_from_cmu) > writel(sci->src_clk_nr << S3C64XX_SPI_CLKSEL_SRCSHFT, > regs + S3C64XX_SPI_CLK_CFG); > writel(0, regs + S3C64XX_SPI_MODE_CFG); > @@ -942,6 +964,13 @@ static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd, int channel) > flush_fifo(sdd); > } > > +static inline struct s3c64xx_spi_port_config *s3c64xx_spi_get_port_config( > + struct platform_device *pdev) > +{ > + return (struct s3c64xx_spi_port_config *) > + platform_get_device_id(pdev)->driver_data; > +} > + > static int __init s3c64xx_spi_probe(struct platform_device *pdev) > { > struct resource *mem_res, *dmatx_res, *dmarx_res; > @@ -1000,6 +1029,7 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) > platform_set_drvdata(pdev, master); > > sdd = spi_master_get_devdata(master); > + sdd->port_conf = s3c64xx_spi_get_port_config(pdev); > sdd->master = master; > sdd->cntrlr_info = sci; > sdd->pdev = pdev; > @@ -1008,10 +1038,11 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) > sdd->tx_dma.direction = DMA_MEM_TO_DEV; > sdd->rx_dma.dmach = dmarx_res->start; > sdd->rx_dma.direction = DMA_DEV_TO_MEM; > + sdd->port_id = pdev->id; > > sdd->cur_bpw = 8; > > - master->bus_num = pdev->id; > + master->bus_num = sdd->port_id; > master->setup = s3c64xx_spi_setup; > master->prepare_transfer_hardware = s3c64xx_spi_prepare_transfer; > master->transfer_one_message = s3c64xx_spi_transfer_one_message; > @@ -1071,7 +1102,7 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) > } > > /* Setup Deufult Mode */ > - s3c64xx_spi_hwinit(sdd, pdev->id); > + s3c64xx_spi_hwinit(sdd, sdd->port_id); > > spin_lock_init(&sdd->lock); > init_completion(&sdd->xfer_completion); > @@ -1096,7 +1127,7 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) > > dev_dbg(&pdev->dev, "Samsung SoC SPI Driver loaded for Bus SPI-%d " > "with %d Slaves attached\n", > - pdev->id, master->num_chipselect); > + sdd->port_id, master->num_chipselect); > dev_dbg(&pdev->dev, "\tIOmem=[0x%x-0x%x]\tDMA=[Rx-%d, Tx-%d]\n", > mem_res->end, mem_res->start, > sdd->rx_dma.dmach, sdd->tx_dma.dmach); > @@ -1189,7 +1220,7 @@ static int s3c64xx_spi_resume(struct device *dev) > clk_enable(sdd->src_clk); > clk_enable(sdd->clk); > > - s3c64xx_spi_hwinit(sdd, pdev->id); > + s3c64xx_spi_hwinit(sdd, sdd->port_id); > > spi_master_resume(master); > > @@ -1227,6 +1258,100 @@ static const struct dev_pm_ops s3c64xx_spi_pm = { > s3c64xx_spi_runtime_resume, NULL) > }; > > +#if defined(CONFIG_CPU_S3C2416) || defined(CONFIG_CPU_S3C2443) > +struct s3c64xx_spi_port_config s3c2443_spi_port_config = { > + .fifo_lvl_mask = { 0x7f }, > + .rx_lvl_offset = 13, > + .tx_st_done = 21, > + .high_speed = true, > +}; > +#define S3C2443_SPI_PORT_CONFIG ((kernel_ulong_t)&s3c2443_spi_port_config) > +#else > +#define S3C2443_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) > +#endif > + > +#ifdef CONFIG_ARCH_S3C64XX > +struct s3c64xx_spi_port_config s3c6410_spi_port_config = { > + .fifo_lvl_mask = { 0x7f, 0x7F }, > + .rx_lvl_offset = 13, > + .tx_st_done = 21, > +}; > +#define S3C6410_SPI_PORT_CONFIG ((kernel_ulong_t)&s3c6410_spi_port_config) > +#else > +#define S3C6410_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) > +#endif /* CONFIG_ARCH_S3C64XX */ > + > +#ifdef CONFIG_ARCH_S5P64X0 > +struct s3c64xx_spi_port_config s5p64x0_spi_port_config = { > + .fifo_lvl_mask = { 0x1ff, 0x7F }, > + .rx_lvl_offset = 15, > + .tx_st_done = 25, > +}; > +#define S5P64X0_SPI_PORT_CONFIG ((kernel_ulong_t)&s5p64x0_spi_port_config) > +#else > +#define S5P64X0_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) > +#endif /* CONFIG_ARCH_S5P64X0 */ > + > +#ifdef CONFIG_ARCH_S5PC100 > +struct s3c64xx_spi_port_config s5pc100_spi_port_config = { > + .fifo_lvl_mask = { 0x7f, 0x7F }, > + .rx_lvl_offset = 13, > + .tx_st_done = 21, > + .high_speed = true, > +}; > +#define S5PC100_SPI_PORT_CONFIG ((kernel_ulong_t)&s5pc100_spi_port_config) > +#else > +#define S5PC100_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) > +#endif /* CONFIG_ARCH_S5PC100 */ > + > +#ifdef CONFIG_ARCH_S5PV210 > +struct s3c64xx_spi_port_config s5pv210_spi_port_config = { > + .fifo_lvl_mask = { 0x1ff, 0x7F }, > + .rx_lvl_offset = 15, > + .tx_st_done = 25, > + .high_speed = 1, > +}; > +#define S5PV210_SPI_PORT_CONFIG ((kernel_ulong_t)&s5pv210_spi_port_config) > +#else > +#define S5PV210_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) > +#endif /* CONFIG_ARCH_S5PV210 */ > + > +#ifdef CONFIG_ARCH_EXYNOS4 > +struct s3c64xx_spi_port_config exynos4_spi_port_config = { > + .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F }, > + .rx_lvl_offset = 15, > + .tx_st_done = 25, > + .high_speed = 1, > + .clk_from_cmu = true, > +}; > +#define EXYNOS4_SPI_PORT_CONFIG ((kernel_ulong_t)&exynos4_spi_port_config) > +#else > +#define EXYNOS4_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) > +#endif /* CONFIG_ARCH_EXYNOS4 */ > + > +static struct platform_device_id s3c64xx_spi_driver_ids[] = { > + { > + .name = "s3c2443-spi", > + .driver_data = S3C2443_SPI_PORT_CONFIG, > + }, { > + .name = "s3c6410-spi", > + .driver_data = S3C6410_SPI_PORT_CONFIG, > + }, { > + .name = "s5p64x0-spi", > + .driver_data = S5P64X0_SPI_PORT_CONFIG, > + }, { > + .name = "s5pc100-spi", > + .driver_data = S5PC100_SPI_PORT_CONFIG, > + }, { > + .name = "s5pv210-spi", > + .driver_data = S5PV210_SPI_PORT_CONFIG, > + }, { > + .name = "exynos4210-spi", > + .driver_data = EXYNOS4_SPI_PORT_CONFIG, > + }, > + { }, > +}; > + > static struct platform_driver s3c64xx_spi_driver = { > .driver = { > .name = "s3c64xx-spi", > @@ -1234,6 +1359,7 @@ static struct platform_driver s3c64xx_spi_driver = { > .pm = &s3c64xx_spi_pm, > }, > .remove = s3c64xx_spi_remove, > + .id_table = s3c64xx_spi_driver_ids, > }; > MODULE_ALIAS("platform:s3c64xx-spi"); > > -- > 1.6.6.rc2 > -- Grant Likely, B.Sc, P.Eng. Secret Lab Technologies, Ltd. ^ permalink raw reply [flat|nested] 25+ messages in thread
* RE: [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data 2012-05-18 9:33 ` [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data Thomas Abraham 2012-05-20 5:06 ` Grant Likely @ 2012-05-24 7:18 ` Kukjin Kim 2012-05-24 8:43 ` Thomas Abraham 1 sibling, 1 reply; 25+ messages in thread From: Kukjin Kim @ 2012-05-24 7:18 UTC (permalink / raw) To: 'Thomas Abraham', spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, jaswinder.singh, broonie, 'Kyoungil Kim' Thomas Abraham wrote: > > Platform data is used to specify controller hardware specific information > such as the tx/rx fifo level mask and bit offset of rx fifo level. Such > information is not suitable to be supplied from device tree. Instead, > it can be moved into the driver data and removed from platform data. > > Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> > Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> > --- > arch/arm/mach-exynos/clock-exynos4.c | 18 +- > arch/arm/mach-exynos/setup-spi.c | 25 --- > arch/arm/mach-s3c24xx/clock-s3c2416.c | 2 +- > arch/arm/mach-s3c24xx/clock-s3c2443.c | 2 +- > arch/arm/mach-s3c24xx/common-s3c2443.c | 4 +- > arch/arm/mach-s3c24xx/setup-spi.c | 8 - > arch/arm/mach-s3c64xx/clock.c | 20 ++-- > arch/arm/mach-s3c64xx/setup-spi.c | 13 -- > arch/arm/mach-s5p64x0/clock-s5p6440.c | 12 +- > arch/arm/mach-s5p64x0/clock-s5p6450.c | 12 +- > arch/arm/mach-s5p64x0/setup-spi.c | 16 -- > arch/arm/mach-s5pc100/clock.c | 30 ++-- > arch/arm/mach-s5pc100/setup-spi.c | 22 --- > arch/arm/mach-s5pv210/clock.c | 14 +- > arch/arm/mach-s5pv210/setup-spi.c | 15 -- > arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 15 -- > drivers/spi/spi-s3c64xx.c | 180 ++++++++++++++++++---- > 17 files changed, 210 insertions(+), 198 deletions(-) > Basically, looks ok to me and there are small comments. > diff --git a/arch/arm/mach-exynos/clock-exynos4.c b/arch/arm/mach- > exynos/clock-exynos4.c > index bcb7db4..10a46a9 100644 > --- a/arch/arm/mach-exynos/clock-exynos4.c > +++ b/arch/arm/mach-exynos/clock-exynos4.c > @@ -586,17 +586,17 @@ static struct clk exynos4_init_clocks_off[] = { > .ctrlbit = (1 << 13), > }, { > .name = "spi", > - .devname = "s3c64xx-spi.0", > + .devname = "exynos4210-spi.0", Please consider that this can be used only for exynos4210 or all of exynos4 Socs. We need to keep the consistency for the naming. [...] > diff --git a/arch/arm/mach-s3c24xx/clock-s3c2416.c b/arch/arm/mach- > s3c24xx/clock-s3c2416.c > index 8702ecf..a582ba1 100644 > --- a/arch/arm/mach-s3c24xx/clock-s3c2416.c > +++ b/arch/arm/mach-s3c24xx/clock-s3c2416.c > @@ -144,7 +144,7 @@ static struct clk_lookup s3c2416_clk_lookup[] = { > CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.0", &hsmmc0_clk), > CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &hsmmc_mux0.clk), > CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &hsmmc_mux1.clk), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &hsspi_mux.clk), > + CLKDEV_INIT("s3c2443-spi.0", "spi_busclk2", &hsspi_mux.clk), I think, in this case, some comment helps to know that 's3c2443-spi' can support s3c2416/s3c2450 together. [...] > diff --git a/arch/arm/mach-s5p64x0/clock-s5p6440.c b/arch/arm/mach- > s5p64x0/clock-s5p6440.c > index ee1e8e7..55ea3ab 100644 > --- a/arch/arm/mach-s5p64x0/clock-s5p6440.c > +++ b/arch/arm/mach-s5p64x0/clock-s5p6440.c [...] > @@ -519,8 +519,8 @@ static struct clk_lookup s5p6440_clk_lookup[] = { > CLKDEV_INIT(NULL, "clk_uart_baud2", &clk_pclk_low.clk), > CLKDEV_INIT(NULL, "clk_uart_baud3", &clk_sclk_uclk.clk), > CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), > - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), > - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), > + CLKDEV_INIT("s5p64x0.0", "spi_busclk1", &clk_sclk_spi0.clk), > + CLKDEV_INIT("s5p64x0.1", "spi_busclk1", &clk_sclk_spi1.clk), Should be s5p64x0-spi.0 and s5p64x0-spi.1 ? [...] > diff --git a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > index fa95e9a..4e9b9c3 100644 > --- a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > +++ b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h [...] > diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c > index 6a3d51a..f6bc0e3 100644 > --- a/drivers/spi/spi-s3c64xx.c > +++ b/drivers/spi/spi-s3c64xx.c > @@ -31,6 +31,8 @@ > #include <mach/dma.h> > #include <plat/s3c64xx-spi.h> > > +#define MAX_SPI_PORTS 3 As you know, if spi_isp is used, this can be 5 for latest SoCs later. Just note. [...] > /** > + * struct s3c64xx_spi_info - SPI Controller hardware info > + * @fifo_lvl_mask: Bit-mask for {TX|RX}_FIFO_LVL bits in SPI_STATUS > register. > + * @rx_lvl_offset: Bit offset of RX_FIFO_LVL bits in SPI_STATUS regiter. > + * @tx_st_done: Bit offset of TX_DONE bit in SPI_STATUS regiter. > + * @high_speed: True, if the controller supports HIGH_SPEED_EN bit. > + * @clk_from_cmu: True, if the controller does not include a clock mux > and > + * prescaler unit. > + * > + * The Samsung s3c64xx SPI controller are used on various Samsung SoC's > but > + * differ in some aspects such as the size of the fifo and spi bus clock > + * setup. Such differences are specified to the driver using this > structure > + * which is provided as driver data to the driver. > + */ > +struct s3c64xx_spi_port_config { > + int fifo_lvl_mask[MAX_SPI_PORTS]; > + int rx_lvl_offset; > + int tx_st_done; > + bool high_speed; > + bool clk_from_cmu; > +}; When I saw this, I thought this will be used for each SPI port. But I know, above structure is used for each SoC not each SPI port. So I think, how about to change the structure name to avoid confusion? [...] > @@ -1000,6 +1029,7 @@ static int __init s3c64xx_spi_probe(struct > platform_device *pdev) > platform_set_drvdata(pdev, master); > > sdd = spi_master_get_devdata(master); > + sdd->port_conf = s3c64xx_spi_get_port_config(pdev); > sdd->master = master; > sdd->cntrlr_info = sci; > sdd->pdev = pdev; > @@ -1008,10 +1038,11 @@ static int __init s3c64xx_spi_probe(struct > platform_device *pdev) > sdd->tx_dma.direction = DMA_MEM_TO_DEV; > sdd->rx_dma.dmach = dmarx_res->start; > sdd->rx_dma.direction = DMA_DEV_TO_MEM; > + sdd->port_id = pdev->id; > > sdd->cur_bpw = 8; > > - master->bus_num = pdev->id; > + master->bus_num = sdd->port_id; [...] > @@ -1071,7 +1102,7 @@ static int __init s3c64xx_spi_probe(struct > platform_device *pdev) > } > > /* Setup Deufult Mode */ > - s3c64xx_spi_hwinit(sdd, pdev->id); > + s3c64xx_spi_hwinit(sdd, sdd->port_id); Do we need this change? > > spin_lock_init(&sdd->lock); > init_completion(&sdd->xfer_completion); > @@ -1096,7 +1127,7 @@ static int __init s3c64xx_spi_probe(struct > platform_device *pdev) > > dev_dbg(&pdev->dev, "Samsung SoC SPI Driver loaded for Bus SPI-%d " > "with %d Slaves attached\n", > - pdev->id, master->num_chipselect); > + sdd->port_id, master->num_chipselect); Same as above. > dev_dbg(&pdev->dev, "\tIOmem=[0x%x-0x%x]\tDMA=[Rx-%d, Tx-%d]\n", > mem_res->end, mem_res->start, > sdd->rx_dma.dmach, sdd->tx_dma.dmach); > @@ -1189,7 +1220,7 @@ static int s3c64xx_spi_resume(struct device *dev) > clk_enable(sdd->src_clk); > clk_enable(sdd->clk); > > - s3c64xx_spi_hwinit(sdd, pdev->id); > + s3c64xx_spi_hwinit(sdd, sdd->port_id); Same as above. [...] > +#ifdef CONFIG_ARCH_EXYNOS4 > +struct s3c64xx_spi_port_config exynos4_spi_port_config = { Is this available on exynos4212/exynos4412? If not, this should be 'exynos4210_spi_port_config' and ifdef CONFIG_CPU_EXYNOS4210. > + .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F }, > + .rx_lvl_offset = 15, > + .tx_st_done = 25, > + .high_speed = 1, > + .clk_from_cmu = true, > +}; > +#define EXYNOS4_SPI_PORT_CONFIG ((kernel_ulong_t)&exynos4_spi_port_config) > +#else > +#define EXYNOS4_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) > +#endif /* CONFIG_ARCH_EXYNOS4 */ And let's think the name of ..._SPI_PORT_CONFIG again. How about just ..._SPI_CONFIG? > + > +static struct platform_device_id s3c64xx_spi_driver_ids[] = { > + { > + .name = "s3c2443-spi", > + .driver_data = S3C2443_SPI_PORT_CONFIG, > + }, { > + .name = "s3c6410-spi", > + .driver_data = S3C6410_SPI_PORT_CONFIG, > + }, { > + .name = "s5p64x0-spi", > + .driver_data = S5P64X0_SPI_PORT_CONFIG, > + }, { > + .name = "s5pc100-spi", > + .driver_data = S5PC100_SPI_PORT_CONFIG, > + }, { > + .name = "s5pv210-spi", > + .driver_data = S5PV210_SPI_PORT_CONFIG, > + }, { > + .name = "exynos4210-spi", > + .driver_data = EXYNOS4_SPI_PORT_CONFIG, As I commented, if this is only for exynos4210, EXYNOS4210_SPI_CONFIG should be used here not EXYNOS4_SPI_. [...] And I think, it's time to change the name of spi driver to spi-samsung.c and samsung_spi as a prefix even though we have another s3c24xx spi driver now. Thanks. Best regards, Kgene. -- Kukjin Kim <kgene.kim@samsung.com>, Senior Engineer, SW Solution Development Team, Samsung Electronics Co., Ltd. ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data 2012-05-24 7:18 ` Kukjin Kim @ 2012-05-24 8:43 ` Thomas Abraham 0 siblings, 0 replies; 25+ messages in thread From: Thomas Abraham @ 2012-05-24 8:43 UTC (permalink / raw) To: Kukjin Kim Cc: spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, jaswinder.singh, broonie, Kyoungil Kim On 24 May 2012 12:48, Kukjin Kim <kgene.kim@samsung.com> wrote: > Thomas Abraham wrote: >> >> Platform data is used to specify controller hardware specific information >> such as the tx/rx fifo level mask and bit offset of rx fifo level. Such >> information is not suitable to be supplied from device tree. Instead, >> it can be moved into the driver data and removed from platform data. >> >> Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> >> Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> >> --- >> arch/arm/mach-exynos/clock-exynos4.c | 18 +- >> arch/arm/mach-exynos/setup-spi.c | 25 --- >> arch/arm/mach-s3c24xx/clock-s3c2416.c | 2 +- >> arch/arm/mach-s3c24xx/clock-s3c2443.c | 2 +- >> arch/arm/mach-s3c24xx/common-s3c2443.c | 4 +- >> arch/arm/mach-s3c24xx/setup-spi.c | 8 - >> arch/arm/mach-s3c64xx/clock.c | 20 ++-- >> arch/arm/mach-s3c64xx/setup-spi.c | 13 -- >> arch/arm/mach-s5p64x0/clock-s5p6440.c | 12 +- >> arch/arm/mach-s5p64x0/clock-s5p6450.c | 12 +- >> arch/arm/mach-s5p64x0/setup-spi.c | 16 -- >> arch/arm/mach-s5pc100/clock.c | 30 ++-- >> arch/arm/mach-s5pc100/setup-spi.c | 22 --- >> arch/arm/mach-s5pv210/clock.c | 14 +- >> arch/arm/mach-s5pv210/setup-spi.c | 15 -- >> arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 15 -- >> drivers/spi/spi-s3c64xx.c | 180 > ++++++++++++++++++---- >> 17 files changed, 210 insertions(+), 198 deletions(-) >> > Basically, looks ok to me and there are small comments. > >> diff --git a/arch/arm/mach-exynos/clock-exynos4.c b/arch/arm/mach- >> exynos/clock-exynos4.c >> index bcb7db4..10a46a9 100644 >> --- a/arch/arm/mach-exynos/clock-exynos4.c >> +++ b/arch/arm/mach-exynos/clock-exynos4.c >> @@ -586,17 +586,17 @@ static struct clk exynos4_init_clocks_off[] = { >> .ctrlbit = (1 << 13), >> }, { >> .name = "spi", >> - .devname = "s3c64xx-spi.0", >> + .devname = "exynos4210-spi.0", > > Please consider that this can be used only for exynos4210 or all of exynos4 > Socs. We need to keep the consistency for the naming. It is always easier to assign a specific device name such as Exynos4210. Any other SoC in the Exynos4 family which has a exactly similar SPI controller(s) as that of Exynos4210 can claim compatibility to the Exynos4210 type by using Exynos4210 as the device name. Using generic name like Exynos4 as problems. If any one of the SoC's in the Exynos4 family (present or upcoming) uses different properties from that of Exynos4210 SPI controller (such as different tx/rx fifo size, different bit positions in a register or new functionality), then it can no more be classified as a Exynos4 compatible SPI controller. > > [...] > >> diff --git a/arch/arm/mach-s3c24xx/clock-s3c2416.c b/arch/arm/mach- >> s3c24xx/clock-s3c2416.c >> index 8702ecf..a582ba1 100644 >> --- a/arch/arm/mach-s3c24xx/clock-s3c2416.c >> +++ b/arch/arm/mach-s3c24xx/clock-s3c2416.c >> @@ -144,7 +144,7 @@ static struct clk_lookup s3c2416_clk_lookup[] = { >> CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.0", &hsmmc0_clk), >> CLKDEV_INIT("s3c-sdhci.0", "mmc_busclk.2", &hsmmc_mux0.clk), >> CLKDEV_INIT("s3c-sdhci.1", "mmc_busclk.2", &hsmmc_mux1.clk), >> - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk2", &hsspi_mux.clk), >> + CLKDEV_INIT("s3c2443-spi.0", "spi_busclk2", &hsspi_mux.clk), > > I think, in this case, some comment helps to know that 's3c2443-spi' can > support s3c2416/s3c2450 together. Ok. > > [...] > >> diff --git a/arch/arm/mach-s5p64x0/clock-s5p6440.c b/arch/arm/mach- >> s5p64x0/clock-s5p6440.c >> index ee1e8e7..55ea3ab 100644 >> --- a/arch/arm/mach-s5p64x0/clock-s5p6440.c >> +++ b/arch/arm/mach-s5p64x0/clock-s5p6440.c > > [...] > >> @@ -519,8 +519,8 @@ static struct clk_lookup s5p6440_clk_lookup[] = { >> CLKDEV_INIT(NULL, "clk_uart_baud2", &clk_pclk_low.clk), >> CLKDEV_INIT(NULL, "clk_uart_baud3", &clk_sclk_uclk.clk), >> CLKDEV_INIT(NULL, "spi_busclk0", &clk_p), >> - CLKDEV_INIT("s3c64xx-spi.0", "spi_busclk1", &clk_sclk_spi0.clk), >> - CLKDEV_INIT("s3c64xx-spi.1", "spi_busclk1", &clk_sclk_spi1.clk), >> + CLKDEV_INIT("s5p64x0.0", "spi_busclk1", &clk_sclk_spi0.clk), >> + CLKDEV_INIT("s5p64x0.1", "spi_busclk1", &clk_sclk_spi1.clk), > > Should be s5p64x0-spi.0 and s5p64x0-spi.1 ? Yes, you are right. I will fix this. > > [...] > >> diff --git a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h >> b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h >> index fa95e9a..4e9b9c3 100644 >> --- a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h >> +++ b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > > [...] > >> diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c >> index 6a3d51a..f6bc0e3 100644 >> --- a/drivers/spi/spi-s3c64xx.c >> +++ b/drivers/spi/spi-s3c64xx.c >> @@ -31,6 +31,8 @@ >> #include <mach/dma.h> >> #include <plat/s3c64xx-spi.h> >> >> +#define MAX_SPI_PORTS 3 > > As you know, if spi_isp is used, this can be 5 for latest SoCs later. Just > note. Ok. > > [...] > >> /** >> + * struct s3c64xx_spi_info - SPI Controller hardware info >> + * @fifo_lvl_mask: Bit-mask for {TX|RX}_FIFO_LVL bits in SPI_STATUS >> register. >> + * @rx_lvl_offset: Bit offset of RX_FIFO_LVL bits in SPI_STATUS regiter. >> + * @tx_st_done: Bit offset of TX_DONE bit in SPI_STATUS regiter. >> + * @high_speed: True, if the controller supports HIGH_SPEED_EN bit. >> + * @clk_from_cmu: True, if the controller does not include a clock mux >> and >> + * prescaler unit. >> + * >> + * The Samsung s3c64xx SPI controller are used on various Samsung SoC's >> but >> + * differ in some aspects such as the size of the fifo and spi bus clock >> + * setup. Such differences are specified to the driver using this >> structure >> + * which is provided as driver data to the driver. >> + */ >> +struct s3c64xx_spi_port_config { >> + int fifo_lvl_mask[MAX_SPI_PORTS]; >> + int rx_lvl_offset; >> + int tx_st_done; >> + bool high_speed; >> + bool clk_from_cmu; >> +}; > > When I saw this, I thought this will be used for each SPI port. But I know, > above structure is used for each SoC not each SPI port. So I think, how > about to change the structure name to avoid confusion? The name of the above structure is following the existing name conventions which the driver is using to name its structures. > > [...] > >> @@ -1000,6 +1029,7 @@ static int __init s3c64xx_spi_probe(struct >> platform_device *pdev) >> platform_set_drvdata(pdev, master); >> >> sdd = spi_master_get_devdata(master); >> + sdd->port_conf = s3c64xx_spi_get_port_config(pdev); >> sdd->master = master; >> sdd->cntrlr_info = sci; >> sdd->pdev = pdev; >> @@ -1008,10 +1038,11 @@ static int __init s3c64xx_spi_probe(struct >> platform_device *pdev) >> sdd->tx_dma.direction = DMA_MEM_TO_DEV; >> sdd->rx_dma.dmach = dmarx_res->start; >> sdd->rx_dma.direction = DMA_DEV_TO_MEM; >> + sdd->port_id = pdev->id; >> >> sdd->cur_bpw = 8; >> >> - master->bus_num = pdev->id; >> + master->bus_num = sdd->port_id; > > [...] > >> @@ -1071,7 +1102,7 @@ static int __init s3c64xx_spi_probe(struct >> platform_device *pdev) >> } >> >> /* Setup Deufult Mode */ >> - s3c64xx_spi_hwinit(sdd, pdev->id); >> + s3c64xx_spi_hwinit(sdd, sdd->port_id); > > Do we need this change? Yes, this change is required. In dt mode, the port_id is obtained from the alias node (since pdev->id is not valid). > >> >> spin_lock_init(&sdd->lock); >> init_completion(&sdd->xfer_completion); >> @@ -1096,7 +1127,7 @@ static int __init s3c64xx_spi_probe(struct >> platform_device *pdev) >> >> dev_dbg(&pdev->dev, "Samsung SoC SPI Driver loaded for Bus SPI-%d " >> "with %d Slaves attached\n", >> - pdev->id, master->num_chipselect); >> + sdd->port_id, > master->num_chipselect); > > Same as above. Yes. This is required. > >> dev_dbg(&pdev->dev, "\tIOmem=[0x%x-0x%x]\tDMA=[Rx-%d, Tx-%d]\n", >> mem_res->end, mem_res->start, >> sdd->rx_dma.dmach, > sdd->tx_dma.dmach); >> @@ -1189,7 +1220,7 @@ static int s3c64xx_spi_resume(struct device *dev) >> clk_enable(sdd->src_clk); >> clk_enable(sdd->clk); >> >> - s3c64xx_spi_hwinit(sdd, pdev->id); >> + s3c64xx_spi_hwinit(sdd, sdd->port_id); > > Same as above. Yes. This is required. > > [...] > >> +#ifdef CONFIG_ARCH_EXYNOS4 >> +struct s3c64xx_spi_port_config exynos4_spi_port_config = { > > Is this available on exynos4212/exynos4412? If not, this should be > 'exynos4210_spi_port_config' and ifdef CONFIG_CPU_EXYNOS4210. > >> + .fifo_lvl_mask = { 0x1ff, 0x7F, 0x7F }, >> + .rx_lvl_offset = 15, >> + .tx_st_done = 25, >> + .high_speed = 1, >> + .clk_from_cmu = true, >> +}; >> +#define EXYNOS4_SPI_PORT_CONFIG > ((kernel_ulong_t)&exynos4_spi_port_config) >> +#else >> +#define EXYNOS4_SPI_PORT_CONFIG ((kernel_ulong_t)NULL) >> +#endif /* CONFIG_ARCH_EXYNOS4 */ > > And let's think the name of ..._SPI_PORT_CONFIG again. How about just > ..._SPI_CONFIG? Ok. I will change it. > >> + >> +static struct platform_device_id s3c64xx_spi_driver_ids[] = { >> + { >> + .name = "s3c2443-spi", >> + .driver_data = S3C2443_SPI_PORT_CONFIG, >> + }, { >> + .name = "s3c6410-spi", >> + .driver_data = S3C6410_SPI_PORT_CONFIG, >> + }, { >> + .name = "s5p64x0-spi", >> + .driver_data = S5P64X0_SPI_PORT_CONFIG, >> + }, { >> + .name = "s5pc100-spi", >> + .driver_data = S5PC100_SPI_PORT_CONFIG, >> + }, { >> + .name = "s5pv210-spi", >> + .driver_data = S5PV210_SPI_PORT_CONFIG, >> + }, { >> + .name = "exynos4210-spi", >> + .driver_data = EXYNOS4_SPI_PORT_CONFIG, > > As I commented, if this is only for exynos4210, EXYNOS4210_SPI_CONFIG should > be used here not EXYNOS4_SPI_. Ok. > > [...] > > And I think, it's time to change the name of spi driver to spi-samsung.c and > samsung_spi as a prefix even though we have another s3c24xx spi driver now. Ok. It would be better to handle this change outside of this patch series. This patch series is mainly about adding device tree support. Thanks for your review and comments. Regards, Thomas. ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH v2 3/6] ARM: Samsung: Remove pdev pointer paremeter from spi gpio setup functions 2012-05-18 9:33 [PATCH v2 0/6] spi: s3c64xx: add support for device tree Thomas Abraham 2012-05-18 9:33 ` [PATCH v2 1/6] spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro Thomas Abraham 2012-05-18 9:33 ` [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data Thomas Abraham @ 2012-05-18 9:33 ` Thomas Abraham 2012-05-18 9:33 ` [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function Thomas Abraham ` (3 subsequent siblings) 6 siblings, 0 replies; 25+ messages in thread From: Thomas Abraham @ 2012-05-18 9:33 UTC (permalink / raw) To: spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh, broonie The platform data pointer that is passed to the spi gpio setup functions is not used. Hence, this paremeter is removed from all the spi gpio setup functions. Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> --- arch/arm/mach-exynos/setup-spi.c | 8 +++----- arch/arm/mach-s3c24xx/setup-spi.c | 2 +- arch/arm/mach-s3c64xx/setup-spi.c | 6 ++---- arch/arm/mach-s5p64x0/setup-spi.c | 5 ++--- arch/arm/mach-s5pc100/setup-spi.c | 8 +++----- arch/arm/mach-s5pv210/setup-spi.c | 6 ++---- arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 8 ++++---- 7 files changed, 17 insertions(+), 26 deletions(-) diff --git a/arch/arm/mach-exynos/setup-spi.c b/arch/arm/mach-exynos/setup-spi.c index a71ec4d..4999829 100644 --- a/arch/arm/mach-exynos/setup-spi.c +++ b/arch/arm/mach-exynos/setup-spi.c @@ -9,12 +9,10 @@ */ #include <linux/gpio.h> -#include <linux/platform_device.h> - #include <plat/gpio-cfg.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi0_cfg_gpio(void) { s3c_gpio_cfgpin(EXYNOS4_GPB(0), S3C_GPIO_SFN(2)); s3c_gpio_setpull(EXYNOS4_GPB(0), S3C_GPIO_PULL_UP); @@ -25,7 +23,7 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi1_cfg_gpio(void) { s3c_gpio_cfgpin(EXYNOS4_GPB(4), S3C_GPIO_SFN(2)); s3c_gpio_setpull(EXYNOS4_GPB(4), S3C_GPIO_PULL_UP); @@ -36,7 +34,7 @@ int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI2 -int s3c64xx_spi2_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi2_cfg_gpio(void) { s3c_gpio_cfgpin(EXYNOS4_GPC1(1), S3C_GPIO_SFN(5)); s3c_gpio_setpull(EXYNOS4_GPC1(1), S3C_GPIO_PULL_UP); diff --git a/arch/arm/mach-s3c24xx/setup-spi.c b/arch/arm/mach-s3c24xx/setup-spi.c index 42abe15..3d47e02 100644 --- a/arch/arm/mach-s3c24xx/setup-spi.c +++ b/arch/arm/mach-s3c24xx/setup-spi.c @@ -18,7 +18,7 @@ #include <mach/regs-gpio.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -int s3c64xx_spi0_cfg_gpio(struct platform_device *pdev) +int s3c64xx_spi0_cfg_gpio(void) { /* enable hsspi bit in misccr */ s3c2410_modify_misccr(S3C2416_MISCCR_HSSPI_EN2, 1); diff --git a/arch/arm/mach-s3c64xx/setup-spi.c b/arch/arm/mach-s3c64xx/setup-spi.c index ff999d9..4dc5345 100644 --- a/arch/arm/mach-s3c64xx/setup-spi.c +++ b/arch/arm/mach-s3c64xx/setup-spi.c @@ -9,12 +9,10 @@ */ #include <linux/gpio.h> -#include <linux/platform_device.h> - #include <plat/gpio-cfg.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi0_cfg_gpio(void) { s3c_gpio_cfgall_range(S3C64XX_GPC(0), 3, S3C_GPIO_SFN(2), S3C_GPIO_PULL_UP); @@ -23,7 +21,7 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi1_cfg_gpio(void) { s3c_gpio_cfgall_range(S3C64XX_GPC(4), 3, S3C_GPIO_SFN(2), S3C_GPIO_PULL_UP); diff --git a/arch/arm/mach-s5p64x0/setup-spi.c b/arch/arm/mach-s5p64x0/setup-spi.c index 1cf84b5..7664356 100644 --- a/arch/arm/mach-s5p64x0/setup-spi.c +++ b/arch/arm/mach-s5p64x0/setup-spi.c @@ -9,11 +9,10 @@ */ #include <linux/gpio.h> -#include <linux/platform_device.h> #include <plat/gpio-cfg.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi0_cfg_gpio(void) { if (soc_is_s5p6450()) s3c_gpio_cfgall_range(S5P6450_GPC(0), 3, @@ -26,7 +25,7 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi1_cfg_gpio(void) { if (soc_is_s5p6450()) s3c_gpio_cfgall_range(S5P6450_GPC(4), 3, diff --git a/arch/arm/mach-s5pc100/setup-spi.c b/arch/arm/mach-s5pc100/setup-spi.c index 4b42718..1835679 100644 --- a/arch/arm/mach-s5pc100/setup-spi.c +++ b/arch/arm/mach-s5pc100/setup-spi.c @@ -9,12 +9,10 @@ */ #include <linux/gpio.h> -#include <linux/platform_device.h> - #include <plat/gpio-cfg.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi0_cfg_gpio(void) { s3c_gpio_cfgall_range(S5PC100_GPB(0), 3, S3C_GPIO_SFN(2), S3C_GPIO_PULL_UP); @@ -23,7 +21,7 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi1_cfg_gpio(void) { s3c_gpio_cfgall_range(S5PC100_GPB(4), 3, S3C_GPIO_SFN(2), S3C_GPIO_PULL_UP); @@ -32,7 +30,7 @@ int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI2 -int s3c64xx_spi2_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi2_cfg_gpio(void) { s3c_gpio_cfgpin(S5PC100_GPG3(0), S3C_GPIO_SFN(3)); s3c_gpio_setpull(S5PC100_GPG3(0), S3C_GPIO_PULL_UP); diff --git a/arch/arm/mach-s5pv210/setup-spi.c b/arch/arm/mach-s5pv210/setup-spi.c index 2cd66a6..81aecc1 100644 --- a/arch/arm/mach-s5pv210/setup-spi.c +++ b/arch/arm/mach-s5pv210/setup-spi.c @@ -9,12 +9,10 @@ */ #include <linux/gpio.h> -#include <linux/platform_device.h> - #include <plat/gpio-cfg.h> #ifdef CONFIG_S3C64XX_DEV_SPI0 -int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi0_cfg_gpio(void) { s3c_gpio_cfgpin(S5PV210_GPB(0), S3C_GPIO_SFN(2)); s3c_gpio_setpull(S5PV210_GPB(0), S3C_GPIO_PULL_UP); @@ -25,7 +23,7 @@ int s3c64xx_spi0_cfg_gpio(struct platform_device *dev) #endif #ifdef CONFIG_S3C64XX_DEV_SPI1 -int s3c64xx_spi1_cfg_gpio(struct platform_device *dev) +int s3c64xx_spi1_cfg_gpio(void) { s3c_gpio_cfgpin(S5PV210_GPB(4), S3C_GPIO_SFN(2)); s3c_gpio_setpull(S5PV210_GPB(4), S3C_GPIO_PULL_UP); diff --git a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h index 4e9b9c3..89dbaee 100644 --- a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h +++ b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h @@ -39,7 +39,7 @@ struct s3c64xx_spi_csinfo { struct s3c64xx_spi_info { int src_clk_nr; int num_cs; - int (*cfg_gpio)(struct platform_device *pdev); + int (*cfg_gpio)(void); }; /** @@ -60,9 +60,9 @@ extern void s3c64xx_spi2_set_platdata(struct s3c64xx_spi_info *pd, int src_clk_nr, int num_cs); /* defined by architecture to configure gpio */ -extern int s3c64xx_spi0_cfg_gpio(struct platform_device *dev); -extern int s3c64xx_spi1_cfg_gpio(struct platform_device *dev); -extern int s3c64xx_spi2_cfg_gpio(struct platform_device *dev); +extern int s3c64xx_spi0_cfg_gpio(void); +extern int s3c64xx_spi1_cfg_gpio(void); +extern int s3c64xx_spi2_cfg_gpio(void); extern struct s3c64xx_spi_info s3c64xx_spi0_pdata; extern struct s3c64xx_spi_info s3c64xx_spi1_pdata; -- 1.6.6.rc2 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-05-18 9:33 [PATCH v2 0/6] spi: s3c64xx: add support for device tree Thomas Abraham ` (2 preceding siblings ...) 2012-05-18 9:33 ` [PATCH v2 3/6] ARM: Samsung: Remove pdev pointer paremeter from spi gpio setup functions Thomas Abraham @ 2012-05-18 9:33 ` Thomas Abraham 2012-05-20 9:21 ` Mark Brown 2012-05-18 9:33 ` [PATCH v2 5/6] spi: s3c64xx: Remove the 'set_level' callback from controller data Thomas Abraham ` (2 subsequent siblings) 6 siblings, 1 reply; 25+ messages in thread From: Thomas Abraham @ 2012-05-18 9:33 UTC (permalink / raw) To: spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh, broonie With the spi controller hardware configuration moved into the driver data, there are no more default hardware configuration data that is passed through platform data. Accordingly, the s3c64xx_spi{0|1|2}_set_platdata functions are adapted to these changes. Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> --- arch/arm/mach-s3c64xx/mach-crag6410.c | 2 +- arch/arm/plat-samsung/devs.c | 50 ++++++++------------- arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 6 +- 3 files changed, 23 insertions(+), 35 deletions(-) diff --git a/arch/arm/mach-s3c64xx/mach-crag6410.c b/arch/arm/mach-s3c64xx/mach-crag6410.c index 0569765..cda8007 100644 --- a/arch/arm/mach-s3c64xx/mach-crag6410.c +++ b/arch/arm/mach-s3c64xx/mach-crag6410.c @@ -795,7 +795,7 @@ static void __init crag6410_machine_init(void) i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1)); samsung_keypad_set_platdata(&crag6410_keypad_data); - s3c64xx_spi0_set_platdata(&s3c64xx_spi0_pdata, 0, 1); + s3c64xx_spi0_set_platdata("s3c6410-spi", NULL, 0, 1); platform_add_devices(crag6410_devices, ARRAY_SIZE(crag6410_devices)); diff --git a/arch/arm/plat-samsung/devs.c b/arch/arm/plat-samsung/devs.c index 1013a34..a16f30c 100644 --- a/arch/arm/plat-samsung/devs.c +++ b/arch/arm/plat-samsung/devs.c @@ -1522,13 +1522,10 @@ struct platform_device s3c64xx_device_spi0 = { }, }; -void __init s3c64xx_spi0_set_platdata(struct s3c64xx_spi_info *pd, +void __init s3c64xx_spi0_set_platdata(char *dev_name, int (*cfg_gpio)(void), int src_clk_nr, int num_cs) { - if (!pd) { - pr_err("%s:Need to pass platform data\n", __func__); - return; - } + struct s3c64xx_spi_info pd; /* Reject invalid configuration */ if (!num_cs || src_clk_nr < 0) { @@ -1536,12 +1533,11 @@ void __init s3c64xx_spi0_set_platdata(struct s3c64xx_spi_info *pd, return; } - pd->num_cs = num_cs; - pd->src_clk_nr = src_clk_nr; - if (!pd->cfg_gpio) - pd->cfg_gpio = s3c64xx_spi0_cfg_gpio; + pd.src_clk_nr = src_clk_nr; + pd.cfg_gpio = (cfg_gpio) ? cfg_gpio : s3c64xx_spi0_cfg_gpio; + s3c64xx_device_spi0.name = dev_name; - s3c_set_platdata(pd, sizeof(*pd), &s3c64xx_device_spi0); + s3c_set_platdata(&pd, sizeof(pd), &s3c64xx_device_spi0); } #endif /* CONFIG_S3C64XX_DEV_SPI0 */ @@ -1564,26 +1560,21 @@ struct platform_device s3c64xx_device_spi1 = { }, }; -void __init s3c64xx_spi1_set_platdata(struct s3c64xx_spi_info *pd, +void __init s3c64xx_spi1_set_platdata(char *dev_name, int (*cfg_gpio)(void), int src_clk_nr, int num_cs) { - if (!pd) { - pr_err("%s:Need to pass platform data\n", __func__); - return; - } - /* Reject invalid configuration */ if (!num_cs || src_clk_nr < 0) { pr_err("%s: Invalid SPI configuration\n", __func__); return; } - pd->num_cs = num_cs; - pd->src_clk_nr = src_clk_nr; - if (!pd->cfg_gpio) - pd->cfg_gpio = s3c64xx_spi1_cfg_gpio; + pd.num_cs = num_cs; + pd.src_clk_nr = src_clk_nr; + pd.cfg_gpio = (cfg_gpio) ? cfg_gpio : s3c64xx_spi1_cfg_gpio; + s3c64xx_device_spi1.name = dev_name; - s3c_set_platdata(pd, sizeof(*pd), &s3c64xx_device_spi1); + s3c_set_platdata(&pd, sizeof(pd), &s3c64xx_device_spi1); } #endif /* CONFIG_S3C64XX_DEV_SPI1 */ @@ -1606,13 +1597,10 @@ struct platform_device s3c64xx_device_spi2 = { }, }; -void __init s3c64xx_spi2_set_platdata(struct s3c64xx_spi_info *pd, +void __init s3c64xx_spi2_set_platdata(char *dev_name, int (*cfg_gpio)(void), int src_clk_nr, int num_cs) { - if (!pd) { - pr_err("%s:Need to pass platform data\n", __func__); - return; - } + struct s3c64xx_spi_info pd; /* Reject invalid configuration */ if (!num_cs || src_clk_nr < 0) { @@ -1620,11 +1608,11 @@ void __init s3c64xx_spi2_set_platdata(struct s3c64xx_spi_info *pd, return; } - pd->num_cs = num_cs; - pd->src_clk_nr = src_clk_nr; - if (!pd->cfg_gpio) - pd->cfg_gpio = s3c64xx_spi2_cfg_gpio; + pd.num_cs = num_cs; + pd.src_clk_nr = src_clk_nr; + pd.cfg_gpio = (cfg_gpio) ? cfg_gpio : s3c64xx_spi2_cfg_gpio; + s3c64xx_device_spi2.name = dev_name; - s3c_set_platdata(pd, sizeof(*pd), &s3c64xx_device_spi2); + s3c_set_platdata(&pd, sizeof(pd), &s3c64xx_device_spi2); } #endif /* CONFIG_S3C64XX_DEV_SPI2 */ diff --git a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h index 89dbaee..a733ce9 100644 --- a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h +++ b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h @@ -52,11 +52,11 @@ struct s3c64xx_spi_info { * Call this from machine init code for each SPI Controller that * has some chips attached to it. */ -extern void s3c64xx_spi0_set_platdata(struct s3c64xx_spi_info *pd, +extern void s3c64xx_spi0_set_platdata(char *dev_name, int (*cfg_gpio)(void), int src_clk_nr, int num_cs); -extern void s3c64xx_spi1_set_platdata(struct s3c64xx_spi_info *pd, +extern void s3c64xx_spi1_set_platdata(char *dev_name, int (*cfg_gpio)(void), int src_clk_nr, int num_cs); -extern void s3c64xx_spi2_set_platdata(struct s3c64xx_spi_info *pd, +extern void s3c64xx_spi2_set_platdata(char *dev_name, int (*cfg_gpio)(void), int src_clk_nr, int num_cs); /* defined by architecture to configure gpio */ -- 1.6.6.rc2 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-05-18 9:33 ` [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function Thomas Abraham @ 2012-05-20 9:21 ` Mark Brown 2012-05-30 7:28 ` Olof Johansson 0 siblings, 1 reply; 25+ messages in thread From: Mark Brown @ 2012-05-20 9:21 UTC (permalink / raw) To: Thomas Abraham Cc: spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh [-- Attachment #1: Type: text/plain, Size: 677 bytes --] On Fri, May 18, 2012 at 03:03:31PM +0530, Thomas Abraham wrote: > - s3c64xx_spi0_set_platdata(&s3c64xx_spi0_pdata, 0, 1); > + s3c64xx_spi0_set_platdata("s3c6410-spi", NULL, 0, 1); ... > + pd.src_clk_nr = src_clk_nr; > + pd.cfg_gpio = (cfg_gpio) ? cfg_gpio : s3c64xx_spi0_cfg_gpio; > + s3c64xx_device_spi0.name = dev_name; This looks *really* strange. Why do we need to pass in a name to set in s3c64xx_device_spi0's name, why would we want to use a different name? This dev_name also isn't equivalent to dev_name() which makes matters more confusing than they need to be. There was similar code for the I2C controllers which caused some really hard to debug brittleness. [-- Attachment #2: Digital signature --] [-- Type: application/pgp-signature, Size: 836 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-05-20 9:21 ` Mark Brown @ 2012-05-30 7:28 ` Olof Johansson 2012-05-30 7:47 ` Thomas Abraham 2012-05-30 9:34 ` Mark Brown 0 siblings, 2 replies; 25+ messages in thread From: Olof Johansson @ 2012-05-30 7:28 UTC (permalink / raw) To: Mark Brown Cc: Thomas Abraham, spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh On Sun, May 20, 2012 at 2:21 AM, Mark Brown <broonie@opensource.wolfsonmicro.com> wrote: > On Fri, May 18, 2012 at 03:03:31PM +0530, Thomas Abraham wrote: > >> - s3c64xx_spi0_set_platdata(&s3c64xx_spi0_pdata, 0, 1); >> + s3c64xx_spi0_set_platdata("s3c6410-spi", NULL, 0, 1); > > ... > >> + pd.src_clk_nr = src_clk_nr; >> + pd.cfg_gpio = (cfg_gpio) ? cfg_gpio : s3c64xx_spi0_cfg_gpio; >> + s3c64xx_device_spi0.name = dev_name; > > This looks *really* strange. Why do we need to pass in a name to set in > s3c64xx_device_spi0's name, why would we want to use a different name? > This dev_name also isn't equivalent to dev_name() which makes matters > more confusing than they need to be. > > There was similar code for the I2C controllers which caused some really > hard to debug brittleness. Looks like they use the name as the magic string to pick initialization data. I wonder if it makes more sense to keep the platform_data still around, and just fill it in with the table (from patch "spi: s3c64xx: move controller information into driver data") based on the OF compatible field for the device-tree probe case, instead of trying to overload and having to change the name in this way. -Olof ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-05-30 7:28 ` Olof Johansson @ 2012-05-30 7:47 ` Thomas Abraham 2012-05-30 9:34 ` Mark Brown 1 sibling, 0 replies; 25+ messages in thread From: Thomas Abraham @ 2012-05-30 7:47 UTC (permalink / raw) To: Olof Johansson Cc: Mark Brown, spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh On 30 May 2012 15:28, Olof Johansson <olof@lixom.net> wrote: > On Sun, May 20, 2012 at 2:21 AM, Mark Brown > <broonie@opensource.wolfsonmicro.com> wrote: >> On Fri, May 18, 2012 at 03:03:31PM +0530, Thomas Abraham wrote: >> >>> - s3c64xx_spi0_set_platdata(&s3c64xx_spi0_pdata, 0, 1); >>> + s3c64xx_spi0_set_platdata("s3c6410-spi", NULL, 0, 1); >> >> ... >> >>> + pd.src_clk_nr = src_clk_nr; >>> + pd.cfg_gpio = (cfg_gpio) ? cfg_gpio : s3c64xx_spi0_cfg_gpio; >>> + s3c64xx_device_spi0.name = dev_name; >> >> This looks *really* strange. Why do we need to pass in a name to set in >> s3c64xx_device_spi0's name, why would we want to use a different name? >> This dev_name also isn't equivalent to dev_name() which makes matters >> more confusing than they need to be. >> >> There was similar code for the I2C controllers which caused some really >> hard to debug brittleness. > > Looks like they use the name as the magic string to pick initialization data. > > I wonder if it makes more sense to keep the platform_data still > around, and just fill it in with the table (from patch "spi: s3c64xx: > move controller information into driver data") based on the OF > compatible field for the device-tree probe case, instead of trying to > overload and having to change the name in this way. Ok. Thanks for your suggestion. So for now, the spi controller configuration data will be left in platform data for non-dt platforms and allow dt-platforms to have this data as part of the driver (and picked up based on the compatible value). Thanks, Thomas. > > > -Olof ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-05-30 7:28 ` Olof Johansson 2012-05-30 7:47 ` Thomas Abraham @ 2012-05-30 9:34 ` Mark Brown 2012-05-30 10:05 ` Thomas Abraham 1 sibling, 1 reply; 25+ messages in thread From: Mark Brown @ 2012-05-30 9:34 UTC (permalink / raw) To: Olof Johansson Cc: Thomas Abraham, spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh [-- Attachment #1: Type: text/plain, Size: 1071 bytes --] On Wed, May 30, 2012 at 12:28:55AM -0700, Olof Johansson wrote: > On Sun, May 20, 2012 at 2:21 AM, Mark Brown > > This dev_name also isn't equivalent to dev_name() which makes matters > > more confusing than they need to be. > Looks like they use the name as the magic string to pick initialization data. Right, and there's no problem at all with using the name. The thing is that there's no need to set the name at runtime since the struct device being configured is always going to end up with the same name and doing so is just causing confusion. The device being registered is specific to the SoC already so setting the SoC name at runtime isn't needed. > I wonder if it makes more sense to keep the platform_data still > around, and just fill it in with the table (from patch "spi: s3c64xx: > move controller information into driver data") based on the OF > compatible field for the device-tree probe case, instead of trying to > overload and having to change the name in this way. We could do that, though it does seem nice to have everything be consistent. [-- Attachment #2: Digital signature --] [-- Type: application/pgp-signature, Size: 836 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-05-30 9:34 ` Mark Brown @ 2012-05-30 10:05 ` Thomas Abraham 2012-05-30 10:13 ` Mark Brown 0 siblings, 1 reply; 25+ messages in thread From: Thomas Abraham @ 2012-05-30 10:05 UTC (permalink / raw) To: Mark Brown Cc: Olof Johansson, spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh On 30 May 2012 17:34, Mark Brown <broonie@opensource.wolfsonmicro.com> wrote: > On Wed, May 30, 2012 at 12:28:55AM -0700, Olof Johansson wrote: >> On Sun, May 20, 2012 at 2:21 AM, Mark Brown > >> > This dev_name also isn't equivalent to dev_name() which makes matters >> > more confusing than they need to be. > >> Looks like they use the name as the magic string to pick initialization data. > > Right, and there's no problem at all with using the name. The thing is > that there's no need to set the name at runtime since the struct device > being configured is always going to end up with the same name and doing > so is just causing confusion. The device being registered is specific > to the SoC already so setting the SoC name at runtime isn't needed. I think I did not understand your point. There is only one instance of spi platform device statically defined for all Samsung platforms. The name of this device is set as "s3c64xx-spi". Now, to choose a particular driver data (for a platform) based on the device name, the device name has to be changed during boot to indicate the platform. If this not a good way, then the other way to choose driver data based on device name is to statically define platform device for each of the samsung platforms. This will add more lines of code into arch/arm and can be avoided. If all the Samsung platforms had device tree support enabled, this would not have been a problem. > >> I wonder if it makes more sense to keep the platform_data still >> around, and just fill it in with the table (from patch "spi: s3c64xx: >> move controller information into driver data") based on the OF >> compatible field for the device-tree probe case, instead of trying to >> overload and having to change the name in this way. > > We could do that, though it does seem nice to have everything be > consistent. So, for now, I will not change the existing platform data. But add driver data (spi controller configuration) only for dt enabled platforms. And use the spi controller configuration found in the driver data instead of the platform data. Thanks Mark for your comments. Regards, Thomas. ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-05-30 10:05 ` Thomas Abraham @ 2012-05-30 10:13 ` Mark Brown [not found] ` <20120530101326.GF9947-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org> 0 siblings, 1 reply; 25+ messages in thread From: Mark Brown @ 2012-05-30 10:13 UTC (permalink / raw) To: Thomas Abraham Cc: Olof Johansson, spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh [-- Attachment #1: Type: text/plain, Size: 1033 bytes --] On Wed, May 30, 2012 at 06:05:31PM +0800, Thomas Abraham wrote: > On 30 May 2012 17:34, Mark Brown <broonie@opensource.wolfsonmicro.com> wrote: > > Right, and there's no problem at all with using the name. The thing is > > that there's no need to set the name at runtime since the struct device > > being configured is always going to end up with the same name and doing > > so is just causing confusion. The device being registered is specific > > to the SoC already so setting the SoC name at runtime isn't needed. > I think I did not understand your point. There is only one instance of > spi platform device statically defined for all Samsung platforms. The No there isn't. You've got things like s3c64xx_device_spi0 in arch/arm/plat-samsung/devs.c (which you'd expect since the resources that are passed in for memory mapping, DMA and interrupt vary with the SoC). The bit of code I was querying just changes "s3c64xx-spi" to "s3c6410-spi" at runtime in that structure which seems like a waste of time. [-- Attachment #2: Digital signature --] [-- Type: application/pgp-signature, Size: 836 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
[parent not found: <20120530101326.GF9947-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org>]
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function [not found] ` <20120530101326.GF9947-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org> @ 2012-05-31 2:05 ` Thomas Abraham 2012-05-31 11:36 ` Mark Brown 0 siblings, 1 reply; 25+ messages in thread From: Thomas Abraham @ 2012-05-31 2:05 UTC (permalink / raw) To: Mark Brown Cc: linux-samsung-soc-u79uwXL29TY76Z2rM5mHXA, devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ, rob.herring-bsGFqQB8/DxBDgjK7y7TUQ, jaswinder.singh-QSEj5FYQhm4dnm+yROfE0A, kgene.kim-Sze3O3UU22JBDgjK7y7TUQ, Olof Johansson, spi-devel-general-5NWGOfrQmneRv+LV9MX5uipxlwaOVQ5f, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r On 30 May 2012 18:13, Mark Brown <broonie-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org> wrote: > On Wed, May 30, 2012 at 06:05:31PM +0800, Thomas Abraham wrote: >> On 30 May 2012 17:34, Mark Brown <broonie-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org> wrote: > >> > Right, and there's no problem at all with using the name. The thing is >> > that there's no need to set the name at runtime since the struct device >> > being configured is always going to end up with the same name and doing >> > so is just causing confusion. The device being registered is specific >> > to the SoC already so setting the SoC name at runtime isn't needed. > >> I think I did not understand your point. There is only one instance of >> spi platform device statically defined for all Samsung platforms. The > > No there isn't. You've got things like s3c64xx_device_spi0 in > arch/arm/plat-samsung/devs.c (which you'd expect since the resources > that are passed in for memory mapping, DMA and interrupt vary with the > SoC). The bit of code I was querying just changes "s3c64xx-spi" to > "s3c6410-spi" at runtime in that structure which seems like a waste of > time. So is the concern only with the change of device name from "s3c64xx-spi" to "s3c6410-spi"? Is there any concern with changing the name of the static spi platform device (s3c64xx_device_spi0/1/2) at runtime which then is used to select a driver data? Thanks, Thomas. ------------------------------------------------------------------------------ Live Security Virtual Conference Exclusive live event will cover all the ways today's security and threat landscape has changed and how IT managers can respond. Discussions will include endpoint security, mobile security and the latest in malware threats. http://www.accelacomm.com/jaw/sfrnl04242012/114/50122263/ ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-05-31 2:05 ` Thomas Abraham @ 2012-05-31 11:36 ` Mark Brown [not found] ` <20120531113659.GB2666-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org> 0 siblings, 1 reply; 25+ messages in thread From: Mark Brown @ 2012-05-31 11:36 UTC (permalink / raw) To: Thomas Abraham Cc: Olof Johansson, spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh [-- Attachment #1: Type: text/plain, Size: 1053 bytes --] On Thu, May 31, 2012 at 10:05:42AM +0800, Thomas Abraham wrote: > On 30 May 2012 18:13, Mark Brown <broonie@opensource.wolfsonmicro.com> wrote: > > No there isn't. You've got things like s3c64xx_device_spi0 in > > arch/arm/plat-samsung/devs.c (which you'd expect since the resources > > that are passed in for memory mapping, DMA and interrupt vary with the > > SoC). The bit of code I was querying just changes "s3c64xx-spi" to > > "s3c6410-spi" at runtime in that structure which seems like a waste of > > time. > So is the concern only with the change of device name from > "s3c64xx-spi" to "s3c6410-spi"? Is there any concern with changing the > name of the static spi platform device (s3c64xx_device_spi0/1/2) at > runtime which then is used to select a driver data? No, you're not getting it at all. The changing at runtime is the problem, it's achieving nothing except making the code more fragile and obscure. Those devices will always come out with exactly the same name so we should just assign that name statically. [-- Attachment #2: Digital signature --] [-- Type: application/pgp-signature, Size: 836 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
[parent not found: <20120531113659.GB2666-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org>]
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function [not found] ` <20120531113659.GB2666-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org> @ 2012-06-01 2:47 ` Thomas Abraham 2012-06-01 12:39 ` Mark Brown 0 siblings, 1 reply; 25+ messages in thread From: Thomas Abraham @ 2012-06-01 2:47 UTC (permalink / raw) To: Mark Brown Cc: linux-samsung-soc-u79uwXL29TY76Z2rM5mHXA, devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ, rob.herring-bsGFqQB8/DxBDgjK7y7TUQ, jaswinder.singh-QSEj5FYQhm4dnm+yROfE0A, kgene.kim-Sze3O3UU22JBDgjK7y7TUQ, spi-devel-general-5NWGOfrQmneRv+LV9MX5uipxlwaOVQ5f, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r On 31 May 2012 19:36, Mark Brown <broonie-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org> wrote: > On Thu, May 31, 2012 at 10:05:42AM +0800, Thomas Abraham wrote: >> On 30 May 2012 18:13, Mark Brown <broonie-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org> wrote: > >> > No there isn't. You've got things like s3c64xx_device_spi0 in >> > arch/arm/plat-samsung/devs.c (which you'd expect since the resources >> > that are passed in for memory mapping, DMA and interrupt vary with the >> > SoC). The bit of code I was querying just changes "s3c64xx-spi" to >> > "s3c6410-spi" at runtime in that structure which seems like a waste of >> > time. > >> So is the concern only with the change of device name from >> "s3c64xx-spi" to "s3c6410-spi"? Is there any concern with changing the >> name of the static spi platform device (s3c64xx_device_spi0/1/2) at >> runtime which then is used to select a driver data? > > No, you're not getting it at all. The changing at runtime is the > problem, it's achieving nothing except making the code more fragile and > obscure. Those devices will always come out with exactly the same name > so we should just assign that name statically. Yes, I am not able to understand your point. So I am listing out my understanding of the issue here. Please let me know which of these you think needs to be changed. 1. There is one instance of 'struct platform_device' for each of the spi controller instances (0/1/2) named "s3c64xx-spi" (in arch/arm/plat-samsung/devs.c). 2. These instances of platform device is then statically assigned the resources (mem/irq/dma) based on the SoC for which it is being compiled (IRQ_SPI0, S3C_PA_SPI0, DMACH_SPI0_TX and DMACH_SPI0_RX). These macros have different values for different SoC's. 3. Board files based on Samsung SoC's includes the static 'struct platform_device' for spi in the list of platform devices that are registered. Which means, the spi platform device is registered with the name "s3c64xx-spi" for all s3c, s5p and Exynos series SoC's. 4. So, in order to use a "struct platform_device_id" table in the spi driver (drivers/spi/spi-s3c64xx.c), the '.name' in spi's "struct platform_device" is changed at runtime, to indicate the SoC on which it is being used, and correspondingly, match with one of the entries in the "struct platform_device_id" table in the driver. 5. If point 4 is not correct, the other option is to create a separate instances of 'struct platform_device' for each of the s3c, s5p and Exynos4/5 SoC's. Is this the correct way, and if yes, could you please help me understand the issues in setting the name of the platform device at runtime. Sorry to prolong this for so long, but I want to understand your point on this. Thanks, Thomas. ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-06-01 2:47 ` Thomas Abraham @ 2012-06-01 12:39 ` Mark Brown 2012-06-03 9:29 ` Thomas Abraham 0 siblings, 1 reply; 25+ messages in thread From: Mark Brown @ 2012-06-01 12:39 UTC (permalink / raw) To: Thomas Abraham Cc: Olof Johansson, spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh [-- Attachment #1: Type: text/plain, Size: 1204 bytes --] On Fri, Jun 01, 2012 at 10:47:44AM +0800, Thomas Abraham wrote: > 1. There is one instance of 'struct platform_device' for each of the > spi controller instances (0/1/2) named "s3c64xx-spi" (in > arch/arm/plat-samsung/devs.c). Right, which looks rather like it is specific to s3c64xx at least given the naming... there aren't any current in tree users, though I do have one out of tree user on s3c6410. If this is supposed to be used on the later SoCs too then I guess it ought to be renamed anyway since what's there looks wrong. > 5. If point 4 is not correct, the other option is to create a separate > instances of 'struct platform_device' for each of the s3c, s5p and > Exynos4/5 SoC's. Is this the correct way, and if yes, could you please > help me understand the issues in setting the name of the platform > device at runtime. That would seem less painful to me. The big problem I've found is with things like matching clocks up where if you look at the device that's being registered it has one name but at runtime it has another name, it makes everything much harder to follow. There was one of the devices where the .id also ended up getting changed which created even more confusion. [-- Attachment #2: Digital signature --] [-- Type: application/pgp-signature, Size: 836 bytes --] ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function 2012-06-01 12:39 ` Mark Brown @ 2012-06-03 9:29 ` Thomas Abraham 0 siblings, 0 replies; 25+ messages in thread From: Thomas Abraham @ 2012-06-03 9:29 UTC (permalink / raw) To: Mark Brown Cc: Olof Johansson, spi-devel-general, devicetree-discuss, linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh On 1 June 2012 18:09, Mark Brown <broonie@opensource.wolfsonmicro.com> wrote: > On Fri, Jun 01, 2012 at 10:47:44AM +0800, Thomas Abraham wrote: > >> 1. There is one instance of 'struct platform_device' for each of the >> spi controller instances (0/1/2) named "s3c64xx-spi" (in >> arch/arm/plat-samsung/devs.c). > > Right, which looks rather like it is specific to s3c64xx at least given > the naming... there aren't any current in tree users, though I do have > one out of tree user on s3c6410. If this is supposed to be used on the > later SoCs too then I guess it ought to be renamed anyway since what's > there looks wrong. The spi platform device is not really s3c64xx specific. It can be reused on all other Samsung SoC's as well, but there are no users of this except for s3c64xx SoC. The resources for this platform devices are statically bound for a SoC during compile time. I would not consider the existing spi platform device instance name (s3c64xx_device_spi0) or the .name (s3c64xx-spi) to be factor in reusing it on other Samsung SoC's. > >> 5. If point 4 is not correct, the other option is to create a separate >> instances of 'struct platform_device' for each of the s3c, s5p and >> Exynos4/5 SoC's. Is this the correct way, and if yes, could you please >> help me understand the issues in setting the name of the platform >> device at runtime. > > That would seem less painful to me. The big problem I've found is with > things like matching clocks up where if you look at the device that's > being registered it has one name but at runtime it has another name, it > makes everything much harder to follow. There was one of the devices > where the .id also ended up getting changed which created even more > confusion. Yes, I agree with you that changing device names at runtime can be confusing at times. Probably, additional comments to indicate possible runtime changes in device names could be useful. For now, I will avoid runtime setting of platform device name as you have suggested. Thank your for providing clarification for my questions. Regards, Thomas. ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH v2 5/6] spi: s3c64xx: Remove the 'set_level' callback from controller data 2012-05-18 9:33 [PATCH v2 0/6] spi: s3c64xx: add support for device tree Thomas Abraham ` (3 preceding siblings ...) 2012-05-18 9:33 ` [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function Thomas Abraham @ 2012-05-18 9:33 ` Thomas Abraham 2012-05-20 5:07 ` Grant Likely 2012-05-18 9:33 ` [PATCH v2 6/6] spi: s3c64xx: add device tree support Thomas Abraham 2012-05-20 5:02 ` [PATCH v2 0/6] spi: s3c64xx: add support for device tree Grant Likely 6 siblings, 1 reply; 25+ messages in thread From: Thomas Abraham @ 2012-05-18 9:33 UTC (permalink / raw) To: spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh, broonie The set_level callback in the controller data, which is used to configure the slave select line, cannot be supported when migrating the driver to device tree based discovery. Since all the platforms currently use gpio as the slave select line, this callback can be removed from the controller data and replaced with call to gpio_set_value in the driver. Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> --- arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 2 -- drivers/spi/spi-s3c64xx.c | 8 ++++---- 2 files changed, 4 insertions(+), 6 deletions(-) diff --git a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h index a733ce9..48a6495 100644 --- a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h +++ b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h @@ -18,7 +18,6 @@ struct platform_device; * @fb_delay: Slave specific feedback delay. * Refer to FB_CLK_SEL register definition in SPI chapter. * @line: Custom 'identity' of the CS line. - * @set_level: CS line control. * * This is per SPI-Slave Chipselect information. * Allocate and initialize one in machine init code and make the @@ -27,7 +26,6 @@ struct platform_device; struct s3c64xx_spi_csinfo { u8 fb_delay; unsigned line; - void (*set_level)(unsigned line_id, int lvl); }; /** diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c index f6bc0e3..d84ce7f 100644 --- a/drivers/spi/spi-s3c64xx.c +++ b/drivers/spi/spi-s3c64xx.c @@ -406,14 +406,14 @@ static inline void enable_cs(struct s3c64xx_spi_driver_data *sdd, if (sdd->tgl_spi != spi) { /* if last mssg on diff device */ /* Deselect the last toggled device */ cs = sdd->tgl_spi->controller_data; - cs->set_level(cs->line, - spi->mode & SPI_CS_HIGH ? 0 : 1); + gpio_set_value(cs->line, + spi->mode & SPI_CS_HIGH ? 0 : 1); } sdd->tgl_spi = NULL; } cs = spi->controller_data; - cs->set_level(cs->line, spi->mode & SPI_CS_HIGH ? 1 : 0); + gpio_set_value(cs->line, spi->mode & SPI_CS_HIGH ? 1 : 0); } static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, @@ -499,7 +499,7 @@ static inline void disable_cs(struct s3c64xx_spi_driver_data *sdd, if (sdd->tgl_spi == spi) sdd->tgl_spi = NULL; - cs->set_level(cs->line, spi->mode & SPI_CS_HIGH ? 0 : 1); + gpio_set_value(cs->line, spi->mode & SPI_CS_HIGH ? 0 : 1); } static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) -- 1.6.6.rc2 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH v2 5/6] spi: s3c64xx: Remove the 'set_level' callback from controller data 2012-05-18 9:33 ` [PATCH v2 5/6] spi: s3c64xx: Remove the 'set_level' callback from controller data Thomas Abraham @ 2012-05-20 5:07 ` Grant Likely 0 siblings, 0 replies; 25+ messages in thread From: Grant Likely @ 2012-05-20 5:07 UTC (permalink / raw) To: Thomas Abraham, spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, kgene.kim, jaswinder.singh, broonie On Fri, 18 May 2012 15:03:32 +0530, Thomas Abraham <thomas.abraham@linaro.org> wrote: > The set_level callback in the controller data, which is used to configure > the slave select line, cannot be supported when migrating the driver to > device tree based discovery. Since all the platforms currently use gpio > as the slave select line, this callback can be removed from the > controller data and replaced with call to gpio_set_value in the driver. > > Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> > Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> Acked-by: Grant Likely <grant.likely@secretlab.ca> > --- > arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 2 -- > drivers/spi/spi-s3c64xx.c | 8 ++++---- > 2 files changed, 4 insertions(+), 6 deletions(-) > > diff --git a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > index a733ce9..48a6495 100644 > --- a/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > +++ b/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h > @@ -18,7 +18,6 @@ struct platform_device; > * @fb_delay: Slave specific feedback delay. > * Refer to FB_CLK_SEL register definition in SPI chapter. > * @line: Custom 'identity' of the CS line. > - * @set_level: CS line control. > * > * This is per SPI-Slave Chipselect information. > * Allocate and initialize one in machine init code and make the > @@ -27,7 +26,6 @@ struct platform_device; > struct s3c64xx_spi_csinfo { > u8 fb_delay; > unsigned line; > - void (*set_level)(unsigned line_id, int lvl); > }; > > /** > diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c > index f6bc0e3..d84ce7f 100644 > --- a/drivers/spi/spi-s3c64xx.c > +++ b/drivers/spi/spi-s3c64xx.c > @@ -406,14 +406,14 @@ static inline void enable_cs(struct s3c64xx_spi_driver_data *sdd, > if (sdd->tgl_spi != spi) { /* if last mssg on diff device */ > /* Deselect the last toggled device */ > cs = sdd->tgl_spi->controller_data; > - cs->set_level(cs->line, > - spi->mode & SPI_CS_HIGH ? 0 : 1); > + gpio_set_value(cs->line, > + spi->mode & SPI_CS_HIGH ? 0 : 1); > } > sdd->tgl_spi = NULL; > } > > cs = spi->controller_data; > - cs->set_level(cs->line, spi->mode & SPI_CS_HIGH ? 1 : 0); > + gpio_set_value(cs->line, spi->mode & SPI_CS_HIGH ? 1 : 0); > } > > static int wait_for_xfer(struct s3c64xx_spi_driver_data *sdd, > @@ -499,7 +499,7 @@ static inline void disable_cs(struct s3c64xx_spi_driver_data *sdd, > if (sdd->tgl_spi == spi) > sdd->tgl_spi = NULL; > > - cs->set_level(cs->line, spi->mode & SPI_CS_HIGH ? 0 : 1); > + gpio_set_value(cs->line, spi->mode & SPI_CS_HIGH ? 0 : 1); > } > > static void s3c64xx_spi_config(struct s3c64xx_spi_driver_data *sdd) > -- > 1.6.6.rc2 > -- Grant Likely, B.Sc, P.Eng. Secret Lab Technologies, Ltd. ^ permalink raw reply [flat|nested] 25+ messages in thread
* [PATCH v2 6/6] spi: s3c64xx: add device tree support 2012-05-18 9:33 [PATCH v2 0/6] spi: s3c64xx: add support for device tree Thomas Abraham ` (4 preceding siblings ...) 2012-05-18 9:33 ` [PATCH v2 5/6] spi: s3c64xx: Remove the 'set_level' callback from controller data Thomas Abraham @ 2012-05-18 9:33 ` Thomas Abraham 2012-05-20 5:10 ` Grant Likely 2012-05-20 5:02 ` [PATCH v2 0/6] spi: s3c64xx: add support for device tree Grant Likely 6 siblings, 1 reply; 25+ messages in thread From: Thomas Abraham @ 2012-05-18 9:33 UTC (permalink / raw) To: spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, grant.likely, kgene.kim, jaswinder.singh, broonie Add support for device based discovery. Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> --- .../devicetree/bindings/spi/spi-samsung.txt | 113 ++++++++ drivers/spi/spi-s3c64xx.c | 277 +++++++++++++++++--- 2 files changed, 358 insertions(+), 32 deletions(-) create mode 100644 Documentation/devicetree/bindings/spi/spi-samsung.txt diff --git a/Documentation/devicetree/bindings/spi/spi-samsung.txt b/Documentation/devicetree/bindings/spi/spi-samsung.txt new file mode 100644 index 0000000..59bfc4f --- /dev/null +++ b/Documentation/devicetree/bindings/spi/spi-samsung.txt @@ -0,0 +1,113 @@ +* Samsung SPI Controller + +The Samsung SPI controller is used to interface with various devices such as flash +and display controllers using the SPI communication interface. + +Required SoC Specific Properties: + +- compatible: should be one of the following. + - samsung,s3c2443-spi: for s3c2443, s3c2416 and s3c2450 platforms + - samsung,s3c6410-spi: for s3c6410 platforms + - samsung,s5p6440-spi: for s5p6440 and s5p6450 platforms + - samsung,s5pv210-spi: for s5pv210 and s5pc110 platforms + - samsung,exynos4210-spi: for exynos4 and exynos5 platforms + +- reg: physical base address of the controller and length of memory mapped + region. + +- interrupts: The interrupt number to the cpu. The interrupt specifier format + depends on the interrupt controller. + +- tx-dma-channel: The dma channel specifier for tx operations. The format of + the dma specifier depends on the dma controller. + +- rx-dma-channel: The dma channel specifier for rx operations. The format of + the dma specifier depends on the dma controller. + +Required Board Specific Properties: + +- #address-cells: should be 1. +- #size-cells: should be 0. +- gpios: The gpio specifier for clock, mosi and miso interface lines (in the + order specified). The format of the gpio specifier depends on the gpio + controller. + +Optional Board Specific Properties: + +- samsung,spi-src-clk: If the spi controller includes a internal clock mux to + select the clock source for the spi bus clock, this property can be used to + indicate the clock to be used for driving the spi bus clock. If not specified, + the clock number 0 is used as default. + +- num-cs: Specifies the number of chip select lines supported. If + not specified, the default number of chip select lines is set to 1. + +SPI Controller specific data in SPI slave nodes: + +- The spi slave nodes should provide the following information which is required + by the spi controller. + + - cs-gpio: A gpio specifier that specifies the gpio line used as + the slave select line by the spi controller. The format of the gpio + specifier depends on the gpio controller. + + - samsung,spi-feedback-delay: The sampling phase shift to be applied on the + miso line (to account for any lag in the miso line). The following are the + valid values. + + - 0: No phase shift. + - 1: 90 degree phase shift sampling. + - 2: 180 degree phase shift sampling. + - 3: 270 degree phase shift sampling. + +Aliases: + +- All the SPI controller nodes should be represented in the aliases node using + the following format 'spi{n}' where n is a unique number for the alias. + + +Example: + +- SoC Specific Portion: + + spi_0: spi@12d20000 { + compatible = "samsung,exynos4210-spi"; + reg = <0x12d20000 0x100>; + interrupts = <0 66 0>; + tx-dma-channel = <&pdma0 5>; + rx-dma-channel = <&pdma0 4>; + }; + +- Board Specific Portion: + + spi_0: spi@12d20000 { + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpa2 4 2 3 0>, + <&gpa2 6 2 3 0>, + <&gpa2 7 2 3 0>; + + w25q80bw@0 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "w25x80"; + reg = <0>; + spi-max-frequency = <10000>; + + controller-data { + cs-gpio = <&gpa2 5 1 0 3>; + samsung,spi-feedback-delay = <0>; + }; + + partition@0 { + label = "U-Boot"; + reg = <0x0 0x40000>; + read-only; + }; + + partition@40000 { + label = "Kernel"; + reg = <0x40000 0xc0000>; + }; + }; + }; diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c index d84ce7f..95d503f 100644 --- a/drivers/spi/spi-s3c64xx.c +++ b/drivers/spi/spi-s3c64xx.c @@ -27,6 +27,8 @@ #include <linux/platform_device.h> #include <linux/pm_runtime.h> #include <linux/spi/spi.h> +#include <linux/of.h> +#include <linux/of_gpio.h> #include <mach/dma.h> #include <plat/s3c64xx-spi.h> @@ -136,6 +138,7 @@ struct s3c64xx_spi_dma_data { unsigned ch; enum dma_data_direction direction; enum dma_ch dmach; + struct property *dma_prop; }; /** @@ -200,6 +203,7 @@ struct s3c64xx_spi_driver_data { struct samsung_dma_ops *ops; struct s3c64xx_spi_port_config *port_conf; unsigned port_id; + unsigned long gpios[4]; }; static struct s3c2410_dma_client s3c64xx_spi_dma_client = { @@ -318,9 +322,11 @@ static int acquire_dma(struct s3c64xx_spi_driver_data *sdd) info.direction = sdd->rx_dma.direction; info.fifo = sdd->sfr_start + S3C64XX_SPI_RX_DATA; + info.dt_dmach_prop = sdd->rx_dma.dma_prop; sdd->rx_dma.ch = sdd->ops->request(sdd->rx_dma.dmach, &info); info.direction = sdd->tx_dma.direction; info.fifo = sdd->sfr_start + S3C64XX_SPI_TX_DATA; + info.dt_dmach_prop = sdd->tx_dma.dma_prop; sdd->tx_dma.ch = sdd->ops->request(sdd->tx_dma.dmach, &info); return 1; @@ -813,6 +819,50 @@ static int s3c64xx_spi_unprepare_transfer(struct spi_master *spi) return 0; } +static struct s3c64xx_spi_csinfo *s3c64xx_get_slave_ctrldata( + struct s3c64xx_spi_driver_data *sdd, + struct spi_device *spi) +{ + struct s3c64xx_spi_csinfo *cs; + struct device_node *slave_np, *data_np; + u32 fb_delay = 0; + + slave_np = spi->dev.of_node; + if (!slave_np) { + dev_err(&spi->dev, "device node not found\n"); + return ERR_PTR(-EINVAL); + } + + for_each_child_of_node(slave_np, data_np) + if (!strcmp(data_np->name, "controller-data")) + break; + if (!data_np) { + dev_err(&spi->dev, "child node 'controller-data' not found\n"); + return ERR_PTR(-EINVAL); + } + + cs = devm_kzalloc(&spi->dev, sizeof(*cs), GFP_KERNEL); + if (!cs) { + dev_err(&spi->dev, "could not allocate memory for controller" + " data\n"); + return ERR_PTR(-ENOMEM); + } + + cs->line = of_get_named_gpio(data_np, "cs-gpio", 0); + if (!gpio_is_valid(cs->line)) { + dev_err(&spi->dev, "chip select gpio is invalid\n"); + return ERR_PTR(-EINVAL); + } + if (devm_gpio_request(&spi->dev, cs->line, "spi-cs")) { + dev_err(&spi->dev, "gpio [%d] request failed\n", cs->line); + return ERR_PTR(-EBUSY); + } + + of_property_read_u32(data_np, "samsung,spi-feedback-delay", &fb_delay); + cs->fb_delay = fb_delay; + return cs; +} + /* * Here we only check the validity of requested configuration * and save the configuration in a local data-structure. @@ -828,7 +878,12 @@ static int s3c64xx_spi_setup(struct spi_device *spi) unsigned long flags; int err = 0; - if (cs == NULL || cs->set_level == NULL) { + if (!cs && spi->dev.of_node) { + cs = s3c64xx_get_slave_ctrldata(sdd, spi); + spi->controller_data = cs; + } + + if (IS_ERR_OR_NULL(cs)) { dev_err(&spi->dev, "No CS for SPI(%d)\n", spi->chip_select); return -ENODEV; } @@ -964,49 +1019,166 @@ static void s3c64xx_spi_hwinit(struct s3c64xx_spi_driver_data *sdd, int channel) flush_fifo(sdd); } +static int __devinit s3c64xx_spi_get_dmares( + struct s3c64xx_spi_driver_data *sdd, bool tx) +{ + struct platform_device *pdev = sdd->pdev; + struct s3c64xx_spi_dma_data *dma_data; + struct property *prop; + struct resource *res; + char prop_name[15], *chan_str; + + if (tx) { + dma_data = &sdd->tx_dma; + dma_data->direction = DMA_TO_DEVICE; + chan_str = "tx"; + } else { + dma_data = &sdd->rx_dma; + dma_data->direction = DMA_FROM_DEVICE; + chan_str = "rx"; + } + + if (!sdd->pdev->dev.of_node) { + res = platform_get_resource(pdev, IORESOURCE_DMA, tx ? 0 : 1); + if (!res) { + dev_err(&pdev->dev, "Unable to get SPI-%s dma " + "resource\n", chan_str); + return -ENXIO; + } + dma_data->dmach = res->start; + return 0; + } + + sprintf(prop_name, "%s-dma-channel", chan_str); + prop = of_find_property(pdev->dev.of_node, prop_name, NULL); + if (!prop) { + dev_err(&pdev->dev, "%s dma channel property not specified\n", + chan_str); + return -ENXIO; + } + + dma_data->dmach = DMACH_DT_PROP; + dma_data->dma_prop = prop; + return 0; +} + +#ifdef CONFIG_OF +static int s3c64xx_spi_parse_dt_gpio(struct s3c64xx_spi_driver_data *sdd) +{ + struct device *dev = &sdd->pdev->dev; + int idx, gpio, ret; + + /* find gpios for mosi, miso and clock lines */ + for (idx = 0; idx < 3; idx++) { + gpio = of_get_gpio(dev->of_node, idx); + if (!gpio_is_valid(gpio)) { + dev_err(dev, "invalid gpio[%d]: %d\n", idx, gpio); + goto free_gpio; + } + + ret = gpio_request(gpio, "spi-bus"); + if (ret) { + dev_err(dev, "gpio [%d] request failed\n", gpio); + goto free_gpio; + } + } + return 0; + +free_gpio: + while (--idx >= 0) + gpio_free(sdd->gpios[idx]); + return -EINVAL; +} + +static void s3c64xx_spi_dt_gpio_free(struct s3c64xx_spi_driver_data *sdd) +{ + unsigned int idx; + for (idx = 0; idx < 3; idx++) + gpio_free(sdd->gpios[idx]); +} + +static struct __devinit s3c64xx_spi_info * s3c64xx_spi_parse_dt( + struct device *dev) +{ + struct s3c64xx_spi_info *sci; + u32 temp; + + sci = devm_kzalloc(dev, sizeof(*sci), GFP_KERNEL); + if (!sci) { + dev_err(dev, "memory allocation for spi_info failed\n"); + return ERR_PTR(-ENOMEM); + } + + if (of_property_read_u32(dev->of_node, "samsung,spi-src-clk", &temp)) { + dev_warn(dev, "spi bus clock parent not specified, using " + "clock at index 0 as parent\n"); + sci->src_clk_nr = 0; + } else { + sci->src_clk_nr = temp; + } + + if (of_property_read_u32(dev->of_node, "num-cs", &temp)) { + dev_warn(dev, "number of chip select lines not specified, " + "assuming 1 chip select line\n"); + sci->num_cs = 1; + } else { + sci->num_cs = temp; + } + + return sci; +} +#else +static struct s3c64xx_spi_info *s3c64xx_spi_parse_dt(struct device *dev) +{ + return dev->platform_data; +} + +static int s3c64xx_spi_parse_dt_gpio(struct s3c64xx_spi_driver_data *sdd) +{ + return -EINVAL; +} + +static void s3c64xx_spi_dt_gpio_free(struct s3c64xx_spi_driver_data *sdd) +{ +} +#endif + +static const struct of_device_id s3c64xx_spi_dt_match[]; + static inline struct s3c64xx_spi_port_config *s3c64xx_spi_get_port_config( struct platform_device *pdev) { +#ifdef CONFIG_OF + if (pdev->dev.of_node) { + const struct of_device_id *match; + match = of_match_node(s3c64xx_spi_dt_match, pdev->dev.of_node); + return (struct s3c64xx_spi_port_config *)match->data; + } +#endif return (struct s3c64xx_spi_port_config *) platform_get_device_id(pdev)->driver_data; } static int __init s3c64xx_spi_probe(struct platform_device *pdev) { - struct resource *mem_res, *dmatx_res, *dmarx_res; + struct resource *mem_res; struct s3c64xx_spi_driver_data *sdd; - struct s3c64xx_spi_info *sci; + struct s3c64xx_spi_info *sci = pdev->dev.platform_data; struct spi_master *master; int ret, irq; char clk_name[16]; - if (pdev->id < 0) { - dev_err(&pdev->dev, - "Invalid platform device id-%d\n", pdev->id); - return -ENODEV; + if (!sci && pdev->dev.of_node) { + sci = s3c64xx_spi_parse_dt(&pdev->dev); + if (IS_ERR(sci)) + return PTR_ERR(sci); } - if (pdev->dev.platform_data == NULL) { + if (!sci) { dev_err(&pdev->dev, "platform_data missing!\n"); return -ENODEV; } - sci = pdev->dev.platform_data; - - /* Check for availability of necessary resource */ - - dmatx_res = platform_get_resource(pdev, IORESOURCE_DMA, 0); - if (dmatx_res == NULL) { - dev_err(&pdev->dev, "Unable to get SPI-Tx dma resource\n"); - return -ENXIO; - } - - dmarx_res = platform_get_resource(pdev, IORESOURCE_DMA, 1); - if (dmarx_res == NULL) { - dev_err(&pdev->dev, "Unable to get SPI-Rx dma resource\n"); - return -ENXIO; - } - mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0); if (mem_res == NULL) { dev_err(&pdev->dev, "Unable to get SPI MEM resource\n"); @@ -1030,18 +1202,34 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) sdd = spi_master_get_devdata(master); sdd->port_conf = s3c64xx_spi_get_port_config(pdev); + sdd->master = master; sdd->cntrlr_info = sci; sdd->pdev = pdev; sdd->sfr_start = mem_res->start; - sdd->tx_dma.dmach = dmatx_res->start; - sdd->tx_dma.direction = DMA_MEM_TO_DEV; - sdd->rx_dma.dmach = dmarx_res->start; - sdd->rx_dma.direction = DMA_DEV_TO_MEM; - sdd->port_id = pdev->id; + if (pdev->dev.of_node) { + ret = of_alias_get_id(pdev->dev.of_node, "spi"); + if (ret < 0) { + dev_err(&pdev->dev, "failed to get alias id, " + "errno %d\n", ret); + goto err0; + } + sdd->port_id = ret; + } else { + sdd->port_id = pdev->id; + } sdd->cur_bpw = 8; + ret = s3c64xx_spi_get_dmares(sdd, true); + if (ret) + goto err0; + + ret = s3c64xx_spi_get_dmares(sdd, false); + if (ret) + goto err0; + + master->dev.of_node = pdev->dev.of_node; master->bus_num = sdd->port_id; master->setup = s3c64xx_spi_setup; master->prepare_transfer_hardware = s3c64xx_spi_prepare_transfer; @@ -1066,7 +1254,10 @@ static int __init s3c64xx_spi_probe(struct platform_device *pdev) goto err1; } - if (sci->cfg_gpio == NULL || sci->cfg_gpio(pdev)) { + if (!sci->cfg_gpio && pdev->dev.of_node) { + if (s3c64xx_spi_parse_dt_gpio(sdd)) + return -EBUSY; + } else if (sci->cfg_gpio == NULL || sci->cfg_gpio()) { dev_err(&pdev->dev, "Unable to config gpio\n"); ret = -EBUSY; goto err2; @@ -1147,6 +1338,8 @@ err5: err4: clk_put(sdd->clk); err3: + if (!sdd->cntrlr_info->cfg_gpio && pdev->dev.of_node) + s3c64xx_spi_dt_gpio_free(sdd); err2: iounmap((void *) sdd->regs); err1: @@ -1178,6 +1371,9 @@ static int s3c64xx_spi_remove(struct platform_device *pdev) clk_disable(sdd->clk); clk_put(sdd->clk); + if (!sdd->cntrlr_info->cfg_gpio && pdev->dev.of_node) + s3c64xx_spi_dt_gpio_free(sdd); + iounmap((void *) sdd->regs); mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0); @@ -1202,6 +1398,9 @@ static int s3c64xx_spi_suspend(struct device *dev) clk_disable(sdd->src_clk); clk_disable(sdd->clk); + if (!sdd->cntrlr_info->cfg_gpio && dev->of_node) + s3c64xx_spi_dt_gpio_free(sdd); + sdd->cur_speed = 0; /* Output Clock is stopped */ return 0; @@ -1209,12 +1408,15 @@ static int s3c64xx_spi_suspend(struct device *dev) static int s3c64xx_spi_resume(struct device *dev) { - struct platform_device *pdev = to_platform_device(dev); struct spi_master *master = spi_master_get(dev_get_drvdata(dev)); struct s3c64xx_spi_driver_data *sdd = spi_master_get_devdata(master); struct s3c64xx_spi_info *sci = sdd->cntrlr_info; - sci->cfg_gpio(pdev); + if (!sci->cfg_gpio && dev->of_node) + s3c64xx_spi_parse_dt_gpio(sdd); + else + sci->cfg_gpio(); + /* Enable the clock */ clk_enable(sdd->src_clk); @@ -1352,11 +1554,22 @@ static struct platform_device_id s3c64xx_spi_driver_ids[] = { { }, }; +#ifdef CONFIG_OF +static const struct of_device_id s3c64xx_spi_dt_match[] = { + { .compatible = "samsung,exynos4210-spi", + .data = (void *)EXYNOS4_SPI_PORT_CONFIG, + }, + { }, +}; +MODULE_DEVICE_TABLE(of, s3c64xx_spi_dt_match); +#endif /* CONFIG_OF */ + static struct platform_driver s3c64xx_spi_driver = { .driver = { .name = "s3c64xx-spi", .owner = THIS_MODULE, .pm = &s3c64xx_spi_pm, + .of_match_table = of_match_ptr(s3c64xx_spi_dt_match), }, .remove = s3c64xx_spi_remove, .id_table = s3c64xx_spi_driver_ids, -- 1.6.6.rc2 ^ permalink raw reply related [flat|nested] 25+ messages in thread
* Re: [PATCH v2 6/6] spi: s3c64xx: add device tree support 2012-05-18 9:33 ` [PATCH v2 6/6] spi: s3c64xx: add device tree support Thomas Abraham @ 2012-05-20 5:10 ` Grant Likely 0 siblings, 0 replies; 25+ messages in thread From: Grant Likely @ 2012-05-20 5:10 UTC (permalink / raw) To: Thomas Abraham, spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, kgene.kim, jaswinder.singh, broonie On Fri, 18 May 2012 15:03:33 +0530, Thomas Abraham <thomas.abraham@linaro.org> wrote: > Add support for device based discovery. > > Signed-off-by: Thomas Abraham <thomas.abraham@linaro.org> > Acked-by: Jaswinder Singh <jaswinder.singh@linaro.org> Acked-by: Grant Likely <grant.likely@secretlab.ca> ... but one nitpick below... > +#ifdef CONFIG_OF > +static const struct of_device_id s3c64xx_spi_dt_match[] = { > + { .compatible = "samsung,exynos4210-spi", > + .data = (void *)EXYNOS4_SPI_PORT_CONFIG, This looks completely backwards. EXYNOS4_SPI_PORT_CONFIG casts a pointer to a kernel_ulong_t, and this casts it right back to a pointer. The cast should be removed entirely from the macro, and the platform_device_id table should have the cast from pointer to ulong. g. ^ permalink raw reply [flat|nested] 25+ messages in thread
* Re: [PATCH v2 0/6] spi: s3c64xx: add support for device tree 2012-05-18 9:33 [PATCH v2 0/6] spi: s3c64xx: add support for device tree Thomas Abraham ` (5 preceding siblings ...) 2012-05-18 9:33 ` [PATCH v2 6/6] spi: s3c64xx: add device tree support Thomas Abraham @ 2012-05-20 5:02 ` Grant Likely 6 siblings, 0 replies; 25+ messages in thread From: Grant Likely @ 2012-05-20 5:02 UTC (permalink / raw) To: Thomas Abraham, spi-devel-general, devicetree-discuss Cc: linux-arm-kernel, linux-samsung-soc, rob.herring, kgene.kim, jaswinder.singh, broonie On Fri, 18 May 2012 15:03:27 +0530, Thomas Abraham <thomas.abraham@linaro.org> wrote: > Changes since v1: Heh, I really should look further down my inbox before I start replying to old patches. I'll recheck this version of the changes, but I'm still happy for this stuff to go via arm-soc or whatever branch makes the most sense. g. > - Incorporated changes suggested by Mark Brown > - Merged 2nd, 3rd and 5th patch into one single patch. > - Listed the order of gpios in the device tree support documentation. > - Switched to generic property names for chip select gpio line and > number of slave select lines. > - Moved the platform enablement patches for Exynos4 and Exynos5 into a > different patch series. > - Included Ack from Jaswinder Singh <jaswinder.singh@linaro.org>. > > This patch series adds device tree based discovery support for Samsung's > s3c64xx compatible spi controller. This is mainly tested for Exynos4210 > and Exynos5250 with onboard spi nor flash device. > > Thomas Abraham (6): > spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro > spi: s3c64xx: move controller information into driver data > ARM: Samsung: Remove pdev pointer paremeter from spi gpio setup functions > ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function > spi: s3c64xx: Remove the 'set_level' callback from controller data > spi: s3c64xx: add device tree support > > .../devicetree/bindings/spi/spi-samsung.txt | 113 +++++ > arch/arm/mach-exynos/clock-exynos4.c | 18 +- > arch/arm/mach-exynos/setup-spi.c | 33 +-- > arch/arm/mach-s3c24xx/clock-s3c2416.c | 2 +- > arch/arm/mach-s3c24xx/clock-s3c2443.c | 2 +- > arch/arm/mach-s3c24xx/common-s3c2443.c | 4 +- > arch/arm/mach-s3c24xx/setup-spi.c | 10 +- > arch/arm/mach-s3c64xx/clock.c | 20 +- > arch/arm/mach-s3c64xx/mach-crag6410.c | 2 +- > arch/arm/mach-s3c64xx/setup-spi.c | 19 +- > arch/arm/mach-s5p64x0/clock-s5p6440.c | 12 +- > arch/arm/mach-s5p64x0/clock-s5p6450.c | 12 +- > arch/arm/mach-s5p64x0/setup-spi.c | 21 +- > arch/arm/mach-s5pc100/clock.c | 30 +- > arch/arm/mach-s5pc100/setup-spi.c | 30 +-- > arch/arm/mach-s5pv210/clock.c | 14 +- > arch/arm/mach-s5pv210/setup-spi.c | 21 +- > arch/arm/plat-samsung/devs.c | 50 +-- > arch/arm/plat-samsung/include/plat/s3c64xx-spi.h | 31 +- > drivers/spi/spi-s3c64xx.c | 467 +++++++++++++++++--- > 20 files changed, 611 insertions(+), 300 deletions(-) > create mode 100644 Documentation/devicetree/bindings/spi/spi-samsung.txt > -- Grant Likely, B.Sc, P.Eng. Secret Lab Technologies, Ltd. ^ permalink raw reply [flat|nested] 25+ messages in thread
end of thread, other threads:[~2012-06-03 9:29 UTC | newest]
Thread overview: 25+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2012-05-18 9:33 [PATCH v2 0/6] spi: s3c64xx: add support for device tree Thomas Abraham
2012-05-18 9:33 ` [PATCH v2 1/6] spi: s3c64xx: remove unused S3C64XX_SPI_ST_TRLCNTZ macro Thomas Abraham
2012-05-20 5:03 ` Grant Likely
2012-05-18 9:33 ` [PATCH v2 2/6] spi: s3c64xx: move controller information into driver data Thomas Abraham
2012-05-20 5:06 ` Grant Likely
2012-05-24 7:18 ` Kukjin Kim
2012-05-24 8:43 ` Thomas Abraham
2012-05-18 9:33 ` [PATCH v2 3/6] ARM: Samsung: Remove pdev pointer paremeter from spi gpio setup functions Thomas Abraham
2012-05-18 9:33 ` [PATCH v2 4/6] ARM: Samsung: Modify s3c64xx_spi{0|1|2}_set_platdata function Thomas Abraham
2012-05-20 9:21 ` Mark Brown
2012-05-30 7:28 ` Olof Johansson
2012-05-30 7:47 ` Thomas Abraham
2012-05-30 9:34 ` Mark Brown
2012-05-30 10:05 ` Thomas Abraham
2012-05-30 10:13 ` Mark Brown
[not found] ` <20120530101326.GF9947-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org>
2012-05-31 2:05 ` Thomas Abraham
2012-05-31 11:36 ` Mark Brown
[not found] ` <20120531113659.GB2666-yzvPICuk2AATkU/dhu1WVueM+bqZidxxQQ4Iyu8u01E@public.gmane.org>
2012-06-01 2:47 ` Thomas Abraham
2012-06-01 12:39 ` Mark Brown
2012-06-03 9:29 ` Thomas Abraham
2012-05-18 9:33 ` [PATCH v2 5/6] spi: s3c64xx: Remove the 'set_level' callback from controller data Thomas Abraham
2012-05-20 5:07 ` Grant Likely
2012-05-18 9:33 ` [PATCH v2 6/6] spi: s3c64xx: add device tree support Thomas Abraham
2012-05-20 5:10 ` Grant Likely
2012-05-20 5:02 ` [PATCH v2 0/6] spi: s3c64xx: add support for device tree Grant Likely
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).