From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Kavyasree Kotagiri <kavyasree.kotagiri@microchip.com>,
arnd@arndb.de, robh+dt@kernel.org, krzk+dt@kernel.org,
alexandre.belloni@bootlin.com, olof@lixom.net, soc@kernel.org,
nicolas.ferre@microchip.com
Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, UNGLinuxDriver@microchip.com,
tudor.ambarus@microchip.com, Manohar.Puri@microchip.com
Subject: Re: [PATCH 1/2] ARM: dts: lan966x: Add QSPI nodes
Date: Thu, 7 Apr 2022 14:07:32 +0200 [thread overview]
Message-ID: <01250e59-eb49-43fb-666e-c1592d9dc922@linaro.org> (raw)
In-Reply-To: <20220407105835.10962-2-kavyasree.kotagiri@microchip.com>
Thank you for your patch. There is something to discuss/improve.
This should be sent with your DT bindings patch in one patchset.
On 07/04/2022 12:58, Kavyasree Kotagiri wrote:
> LAN966x SoC supports 3 instances of QSPI.
> Data and clock of qspi0, qspi1, qspi2 works upto 100Mhz.
s/upto/up to/
>
> Signed-off-by: Kavyasree Kotagiri <kavyasree.kotagiri@microchip.com>
> ---
> arch/arm/boot/dts/lan966x.dtsi | 48 ++++++++++++++++++++++++++++++++++
> 1 file changed, 48 insertions(+)
>
> diff --git a/arch/arm/boot/dts/lan966x.dtsi b/arch/arm/boot/dts/lan966x.dtsi
> index 7d2869648050..b3c687db0aea 100644
> --- a/arch/arm/boot/dts/lan966x.dtsi
> +++ b/arch/arm/boot/dts/lan966x.dtsi
> @@ -196,6 +196,54 @@
> status = "disabled";
> };
>
> + qspi0: spi@e0804000 {
> + compatible = "microchip,lan966x-qspi";
> + reg = <0xe0804000 0x100>,
> + <0x20000000 0x08000000>;
> + reg-names = "qspi_base", "qspi_mmap";
> + interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&clks GCK_ID_QSPI0>;
> + clock-names = "gclk";
This is not correct with the DT schema.
> + dmas = <&dma0 AT91_XDMAC_DT_PERID(0)>,
> + <&dma0 AT91_XDMAC_DT_PERID(1)>;
> + dma-names = "rx", "tx";
This as well.
You can test schema with 'make dtbs_check DT_SCHEMA_FILES=...."
(check the docs for help what is needed to do it).
Best regards,
Krzysztof
next prev parent reply other threads:[~2022-04-07 12:07 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-07 10:58 [PATCH 0/2] ARM: dts: Add LAN966x QSPI nodes Kavyasree Kotagiri
2022-04-07 10:58 ` [PATCH 1/2] ARM: dts: lan966x: Add " Kavyasree Kotagiri
2022-04-07 12:07 ` Krzysztof Kozlowski [this message]
2022-04-07 12:16 ` Tudor.Ambarus
2022-04-07 10:58 ` [PATCH 2/2] ARM: dts: lan966x-pcb8291: Add QSPI0 and SPI NOR memory nodes Kavyasree Kotagiri
2022-04-07 12:13 ` Krzysztof Kozlowski
2022-04-07 12:26 ` Tudor.Ambarus
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=01250e59-eb49-43fb-666e-c1592d9dc922@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=Manohar.Puri@microchip.com \
--cc=UNGLinuxDriver@microchip.com \
--cc=alexandre.belloni@bootlin.com \
--cc=arnd@arndb.de \
--cc=devicetree@vger.kernel.org \
--cc=kavyasree.kotagiri@microchip.com \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nicolas.ferre@microchip.com \
--cc=olof@lixom.net \
--cc=robh+dt@kernel.org \
--cc=soc@kernel.org \
--cc=tudor.ambarus@microchip.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).