From: Jacob Shin <jacob.shin@amd.com>
To: Thomas Gleixner <tglx@linutronix.de>,
Ingo Molnar <mingo@redhat.com>, "H. Peter Anvin" <hpa@zytor.com>,
<x86@kernel.org>
Cc: Peter Zijlstra <a.p.zijlstra@chello.nl>,
Paul Mackerras <paulus@samba.org>,
Arnaldo Carvalho de Melo <acme@ghostprotocols.net>,
Stephane Eranian <eranian@google.com>,
<linux-kernel@vger.kernel.org>, Jacob Shin <jacob.shin@amd.com>
Subject: [PATCH RESEND V5 0/6] perf, amd: Enable AMD family 15h northbridge counters
Date: Thu, 10 Jan 2013 13:50:36 -0600 [thread overview]
Message-ID: <1357847443-3878-1-git-send-email-jacob.shin@amd.com> (raw)
The following patchset enables 4 additional performance counters in
AMD family 15h processors that count northbridge events -- such as
number of DRAM accesses.
This patchset is based on previous work done by Robert Richter
<rric@kernel.org> :
https://lkml.org/lkml/2012/6/19/324
The main differences are:
* The northbridge counters are indexed contiguously right above the
core performance counters.
* MSR address offset calculations are moved to architecture specific
files.
* Interrups are set up to be delivered only to a single core.
V5:
Rebased against latest tip
V4:
* Moved interrupt core select set up back to event constraints
function, sicne during ->hw_config time we do not yet know on which
CPU the the event will run on.
* Tested on and made minor revisions to make sure that the patchset is
compatible with upcoming AMD Family 16h processors, and will support
core and NB counters without any further patches.
V3:
Addressed the following feedback/comments from Robert's review
* https://lkml.org/lkml/2012/11/16/484
* https://lkml.org/lkml/2012/11/26/162
V2:
Separate out Robert's patches, and add properly ordered certificate of
origins.
Jacob Shin (4):
perf, amd: Use proper naming scheme for AMD bit field definitions
perf, x86: Move MSR address offset calculation to architecture
specific files
perf, x86: Allow for architecture specific RDPMC indexes
perf, amd: Enable northbridge performance counters on AMD family 15h
Robert Richter (2):
perf, amd: Rework northbridge event constraints handler
perf, amd: Generalize northbridge constraints code for family 15h
arch/x86/include/asm/cpufeature.h | 2 +
arch/x86/include/asm/perf_event.h | 13 +-
arch/x86/include/uapi/asm/msr-index.h | 2 +
arch/x86/kernel/cpu/perf_event.c | 2 +-
arch/x86/kernel/cpu/perf_event.h | 25 ++-
arch/x86/kernel/cpu/perf_event_amd.c | 318 +++++++++++++++++++++++++--------
6 files changed, 268 insertions(+), 94 deletions(-)
--
1.7.9.5
next reply other threads:[~2013-01-10 19:51 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-01-10 19:50 Jacob Shin [this message]
2013-01-10 19:50 ` [PATCH RESEND V5 1/6] perf, amd: Rework northbridge event constraints handler Jacob Shin
2013-01-25 10:52 ` Stephane Eranian
2013-01-10 19:50 ` [PATCH RESEND V5 2/6] perf, amd: Generalize northbridge constraints code for family 15h Jacob Shin
2013-01-25 11:07 ` Stephane Eranian
2013-01-25 15:56 ` Jacob Shin
2013-01-10 19:50 ` [PATCH RESEND V5 3/6] perf, amd: Use proper naming scheme for AMD bit field definitions Jacob Shin
2013-01-25 11:08 ` Stephane Eranian
2013-01-10 19:50 ` [PATCH RESEND V5 4/6] perf, x86: Move MSR address offset calculation to architecture specific files Jacob Shin
2013-01-25 11:15 ` Stephane Eranian
2013-01-25 15:59 ` Jacob Shin
2013-01-10 19:50 ` [PATCH RESEND V5 5/6] perf, x86: Allow for architecture specific RDPMC indexes Jacob Shin
2013-01-25 13:16 ` Stephane Eranian
2013-01-10 19:50 ` [PATCH RESEND V5 6/6] perf, amd: Enable northbridge performance counters on AMD family 15h Jacob Shin
2013-01-25 15:13 ` Stephane Eranian
2013-01-24 13:31 ` [PATCH RESEND V5 0/6] perf, amd: Enable AMD family 15h northbridge counters Stephane Eranian
2013-01-24 22:06 ` Jacob Shin
2013-01-25 9:42 ` [perfmon2] " Stephane Eranian
2013-01-25 15:46 ` Jacob Shin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1357847443-3878-1-git-send-email-jacob.shin@amd.com \
--to=jacob.shin@amd.com \
--cc=a.p.zijlstra@chello.nl \
--cc=acme@ghostprotocols.net \
--cc=eranian@google.com \
--cc=hpa@zytor.com \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=paulus@samba.org \
--cc=tglx@linutronix.de \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).