* [PATCH 1/5] Add P3 support, define reg & struct
@ 2016-06-03 12:11 Charles Chiou
2016-06-03 13:04 ` James Bottomley
0 siblings, 1 reply; 2+ messages in thread
From: Charles Chiou @ 2016-06-03 12:11 UTC (permalink / raw)
To: jejb, martin.petersen, linux-scsi, linux-kernel, linus.chen,
grace.chang, victor.p, eva.cheng, charles.chiou
Cc: Paul
From: Paul <paul.lyu@tw.promise.com>
1.Change ver
2.Add P3 VID & DID
2.Define device reg
3.Add P3 struct and callback
Signed-off-by: Paul <paul.lyu@tw.promise.com>
---
drivers/scsi/stex.c | 32 ++++++++++++++++++++++++++++++--
1 file changed, 30 insertions(+), 2 deletions(-)
diff --git a/drivers/scsi/stex.c b/drivers/scsi/stex.c
index 5b23175..f8195c0 100644
--- a/drivers/scsi/stex.c
+++ b/drivers/scsi/stex.c
@@ -38,8 +38,8 @@
#include <scsi/scsi_eh.h>
#define DRV_NAME "stex"
-#define ST_DRIVER_VERSION "5.00.0000.01"
-#define ST_VER_MAJOR 5
+#define ST_DRIVER_VERSION "6.00.0000.01"
+#define ST_VER_MAJOR 6
#define ST_VER_MINOR 00
#define ST_OEM 0000
#define ST_BUILD_VER 01
@@ -64,6 +64,13 @@ enum {
YI2H_INT_C = 0xa0,
YH2I_REQ = 0xc0,
YH2I_REQ_HI = 0xc4,
+ PSCRATCH0 = 0xb0,
+ PSCRATCH1 = 0xb4,
+ PSCRATCH2 = 0xb8,
+ PSCRATCH3 = 0xbc,
+ PSCRATCH4 = 0xc8,
+ MAILBOX_BASE = 0x1000,
+ MAILBOX_HNDSHK_STS = 0x0,
/* MU register value */
MU_INBOUND_DOORBELL_HANDSHAKE = (1 << 0),
@@ -135,6 +142,7 @@ enum {
st_yosemite = 2,
st_seq = 3,
st_yel = 4,
+ st_P3 = 5,
PASSTHRU_REQ_TYPE = 0x00000001,
PASSTHRU_REQ_NO_WAKEUP = 0x00000100,
@@ -1414,6 +1422,13 @@ static struct pci_device_id stex_pci_tbl[] = {
/* st_yel */
{ 0x105a, 0x8650, 0x1033, PCI_ANY_ID, 0, 0, st_yel },
{ 0x105a, 0x8760, PCI_ANY_ID, PCI_ANY_ID, 0, 0, st_yel },
+
+ /* st_P3, pluto */
+ { PCI_VENDOR_ID_PROMISE, 0x8870, PCI_VENDOR_ID_PROMISE,
+ 0x8870, 0, 0, st_P3 },
+ /* st_P3, p3 */
+ { PCI_VENDOR_ID_PROMISE, 0x8870, PCI_VENDOR_ID_PROMISE,
+ 0x4300, 0, 0, st_P3 },
{ } /* terminate list */
};
@@ -1482,6 +1497,19 @@ static struct st_card_info stex_card_info[] = {
.map_sg = stex_ss_map_sg,
.send = stex_ss_send_cmd,
},
+
+ /* st_P3 */
+ {
+ .max_id = 129,
+ .max_lun = 256,
+ .max_channel = 0,
+ .rq_count = 801,
+ .rq_size = 512,
+ .sts_count = 801,
+ .alloc_rq = stex_ss_alloc_req,
+ .map_sg = stex_ss_map_sg,
+ .send = stex_ss_send_cmd,
+ },
};
static int stex_set_dma_mask(struct pci_dev * pdev)
--
1.9.1
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH 1/5] Add P3 support, define reg & struct
2016-06-03 12:11 [PATCH 1/5] Add P3 support, define reg & struct Charles Chiou
@ 2016-06-03 13:04 ` James Bottomley
0 siblings, 0 replies; 2+ messages in thread
From: James Bottomley @ 2016-06-03 13:04 UTC (permalink / raw)
To: Charles Chiou, martin.petersen, linux-scsi, linux-kernel,
linus.chen, grace.chang, victor.p, eva.cheng, charles.chiou
Cc: Paul
On Fri, 2016-06-03 at 20:11 +0800, Charles Chiou wrote:
> From: Paul <paul.lyu@tw.promise.com>
>
> 1.Change ver
> 2.Add P3 VID & DID
> 2.Define device reg
> 3.Add P3 struct and callback
>
> Signed-off-by: Paul <paul.lyu@tw.promise.com>
If you're sending the patches, this needs your signoff as well.
Also, it looks like these 5 all need to be applied as one, so can you
send a change log for the combined patch set saying what it is and what
it does (basically, what is the P3 and how does it differ from previous
stex models?)
Thanks,
James
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2016-06-03 13:04 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2016-06-03 12:11 [PATCH 1/5] Add P3 support, define reg & struct Charles Chiou
2016-06-03 13:04 ` James Bottomley
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).