From: dbasehore@chromium.org
To: linux-kernel@vger.kernel.org
Cc: dbasehore@chromium.org, linux-pm@vger.kernel.org,
rjw@rjwysocki.net, pavel@ucw.cz, len.brown@intel.com,
tglx@linutronix.de, gnomes@lxorguk.ukuu.org.uk,
peterz@infradead.org
Subject: [PATCH v3 0/5] Add suspend-to-idle validation for Intel SoCs
Date: Wed, 8 Jun 2016 20:08:53 -0700 [thread overview]
Message-ID: <1465441738-7972-1-git-send-email-dbasehore@chromium.org> (raw)
From: Derek Basehore <dbasehore@chromium.org>
This patch set adds support for catching errors when entering freeze
on Intel Skylake SoCs. Support for this can be added to newer SoCs in
later patches.
Verification is done by waking up the CPU up to 1000 seconds later
based on base 10 exponential backoff from 1 second to check the
residency of S0ix. This can't be verified before attempting to enter
S0ix through mwait, so we have to repeatedly verify entry into that
state. Successfully entering S0ix is no guarantee that it will be
entered on the next attempt, so we have to schedule another check.
This has a minimal average power impact of ~3uW on Skylake systems.
This leaves plenty of room for additional overhead based on changes
to the system.
This relies on the recently added patch "platform/x86: Add PMC Driver
for Intel Core SoC"
Changes for v3:
- Fixed compilation error for "freeze: Add error reporting"
Changes for v2:
- Moved to exponential backoff for the freeze duration with a max of
1000 seconds
- Changed to make the feature default off
- Add module parameter for enabling/disabling the feature instead of
a debugfs entry
Derek Basehore (5):
x86: stub out pmc function
clockevents: Add timed freeze
x86, apic: Add timed freeze support
freeze: Add error reporting
intel_idle: Add S0ix validation
arch/x86/include/asm/pmc_core.h | 6 +-
arch/x86/kernel/apic/apic.c | 25 ++++++-
drivers/acpi/processor_idle.c | 10 ++-
drivers/cpuidle/cpuidle.c | 31 ++++++--
drivers/idle/intel_idle.c | 161 +++++++++++++++++++++++++++++++++++++---
include/linux/clockchips.h | 10 +++
include/linux/cpuidle.h | 12 ++-
include/linux/suspend.h | 10 +++
kernel/power/suspend.c | 11 ++-
kernel/time/clockevents.c | 117 +++++++++++++++++++++++++++++
10 files changed, 363 insertions(+), 30 deletions(-)
--
2.8.0.rc3.226.g39d4020
next reply other threads:[~2016-06-09 3:09 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-09 3:08 dbasehore [this message]
2016-06-09 3:08 ` [PATCH v3 1/5] x86: stub out pmc function dbasehore
2016-06-09 3:08 ` [PATCH v3 2/5] clockevents: Add timed freeze dbasehore
2016-06-09 3:08 ` [PATCH v3 3/5] x86, apic: Add timed freeze support dbasehore
2016-06-09 3:08 ` [PATCH v3 4/5] freeze: Add error reporting dbasehore
2016-06-09 4:14 ` kbuild test robot
2016-06-09 3:08 ` [PATCH v3 5/5] intel_idle: Add S0ix validation dbasehore
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1465441738-7972-1-git-send-email-dbasehore@chromium.org \
--to=dbasehore@chromium.org \
--cc=gnomes@lxorguk.ukuu.org.uk \
--cc=len.brown@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=pavel@ucw.cz \
--cc=peterz@infradead.org \
--cc=rjw@rjwysocki.net \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).