linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Fenghua Yu <fenghua.yu@intel.com>
To: "Thomas Gleixner" <tglx@linutronix.de>,
	"Ingo Molnar" <mingo@redhat.com>, "H Peter Anvin" <hpa@zytor.com>,
	"Ravi V Shankar" <ravi.v.shankar@intel.com>,
	"Ashok Raj" <ashok.raj@intel.com>
Cc: "linux-kernel" <linux-kernel@vger.kernel.org>,
	"Fenghua Yu" <fenghua.yu@intel.com>
Subject: [PATCH 0/2] x86: Enumerate direct stores instructions
Date: Wed, 24 Oct 2018 14:57:15 -0700	[thread overview]
Message-ID: <1540418237-125817-1-git-send-email-fenghua.yu@intel.com> (raw)

Direct stores instructionis MOVDIRI and MOVDIR64B will be available in
Tremont and other future x86 processors.

This patch set enumerates the instructions through CPUID.

GCC 8 implements intrinsics for the direct stores instructions.
User can try these instructions from GCC tree:
https://gcc.gnu.org/git/?p=gcc.git;a=summary
Before running the instructions, user needs to check availability of
the features by CPUID, or /proc/cpuinfo, etc.

Detailed information on the instructions and the MSR can be found in
the latest Intel Architecture Instruction Set Extensions and Future
Features Programming Reference at
https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf

Please note: this patch set was sent out with umonitor/umwait/tpause
instructions patches before. But since we find the other patches are not
fully ready yet, this time these direct stores instructions patches are
sent out separately.

Fenghua Yu (2):
  x86/cpufeatures: Enumerate MOVDIRI instruction
  x86/cpufeatures: Enumerate MOVDIR64B instruction

 arch/x86/include/asm/cpufeatures.h | 2 ++
 1 file changed, 2 insertions(+)

-- 
2.5.0


             reply	other threads:[~2018-10-24 22:01 UTC|newest]

Thread overview: 5+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-10-24 21:57 Fenghua Yu [this message]
2018-10-24 21:57 ` [PATCH 1/2] x86/cpufeatures: Enumerate MOVDIRI instruction Fenghua Yu
2018-10-25  5:45   ` [tip:x86/urgent] " tip-bot for Fenghua Yu
2018-10-24 21:57 ` [PATCH 2/2] x86/cpufeatures: Enumerate MOVDIR64B instruction Fenghua Yu
2018-10-25  5:46   ` [tip:x86/urgent] " tip-bot for Fenghua Yu

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1540418237-125817-1-git-send-email-fenghua.yu@intel.com \
    --to=fenghua.yu@intel.com \
    --cc=ashok.raj@intel.com \
    --cc=hpa@zytor.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mingo@redhat.com \
    --cc=ravi.v.shankar@intel.com \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).