* [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock
@ 2019-03-19 14:05 Paul Cercueil
2019-03-19 14:05 ` [PATCH 2/2] clk: ingenic: jz4725b: " Paul Cercueil
` (2 more replies)
0 siblings, 3 replies; 5+ messages in thread
From: Paul Cercueil @ 2019-03-19 14:05 UTC (permalink / raw)
To: Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland
Cc: linux-clk, linux-kernel, devicetree, Paul Cercueil
Add macro for the UDC PHY clock of the JZ4725B.
Signed-off-by: Paul Cercueil <paul@crapouillou.net>
---
include/dt-bindings/clock/jz4725b-cgu.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/dt-bindings/clock/jz4725b-cgu.h b/include/dt-bindings/clock/jz4725b-cgu.h
index 460bbeff6ab8..31f1ab0fe42c 100644
--- a/include/dt-bindings/clock/jz4725b-cgu.h
+++ b/include/dt-bindings/clock/jz4725b-cgu.h
@@ -31,5 +31,6 @@
#define JZ4725B_CLK_TCU 22
#define JZ4725B_CLK_EXT512 23
#define JZ4725B_CLK_RTC 24
+#define JZ4725B_CLK_UDC_PHY 25
#endif /* __DT_BINDINGS_CLOCK_JZ4725B_CGU_H__ */
--
2.11.0
^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH 2/2] clk: ingenic: jz4725b: Add UDC PHY clock
2019-03-19 14:05 [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock Paul Cercueil
@ 2019-03-19 14:05 ` Paul Cercueil
2019-04-11 20:41 ` Stephen Boyd
2019-03-31 6:40 ` [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: " Rob Herring
2019-04-11 20:41 ` Stephen Boyd
2 siblings, 1 reply; 5+ messages in thread
From: Paul Cercueil @ 2019-03-19 14:05 UTC (permalink / raw)
To: Michael Turquette, Stephen Boyd, Rob Herring, Mark Rutland
Cc: linux-clk, linux-kernel, devicetree, Paul Cercueil
Add clock for the USB Device Controller PHY.
Signed-off-by: Paul Cercueil <paul@crapouillou.net>
---
drivers/clk/ingenic/jz4725b-cgu.c | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/drivers/clk/ingenic/jz4725b-cgu.c b/drivers/clk/ingenic/jz4725b-cgu.c
index 584ff4ff81c7..8901ea0295b7 100644
--- a/drivers/clk/ingenic/jz4725b-cgu.c
+++ b/drivers/clk/ingenic/jz4725b-cgu.c
@@ -205,6 +205,12 @@ static const struct ingenic_cgu_clk_info jz4725b_cgu_clocks[] = {
.parents = { JZ4725B_CLK_EXT512, JZ4725B_CLK_OSC32K, -1, -1 },
.mux = { CGU_REG_OPCR, 2, 1},
},
+
+ [JZ4725B_CLK_UDC_PHY] = {
+ "udc_phy", CGU_CLK_GATE,
+ .parents = { JZ4725B_CLK_EXT, -1, -1, -1 },
+ .gate = { CGU_REG_OPCR, 6, true },
+ },
};
static void __init jz4725b_cgu_init(struct device_node *np)
--
2.11.0
^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock
2019-03-19 14:05 [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock Paul Cercueil
2019-03-19 14:05 ` [PATCH 2/2] clk: ingenic: jz4725b: " Paul Cercueil
@ 2019-03-31 6:40 ` Rob Herring
2019-04-11 20:41 ` Stephen Boyd
2 siblings, 0 replies; 5+ messages in thread
From: Rob Herring @ 2019-03-31 6:40 UTC (permalink / raw)
To: Paul Cercueil
Cc: Michael Turquette, Stephen Boyd, Mark Rutland, linux-clk,
linux-kernel, devicetree, Paul Cercueil
On Tue, 19 Mar 2019 15:05:35 +0100, Paul Cercueil wrote:
> Add macro for the UDC PHY clock of the JZ4725B.
>
> Signed-off-by: Paul Cercueil <paul@crapouillou.net>
> ---
> include/dt-bindings/clock/jz4725b-cgu.h | 1 +
> 1 file changed, 1 insertion(+)
>
Reviewed-by: Rob Herring <robh@kernel.org>
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock
2019-03-19 14:05 [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock Paul Cercueil
2019-03-19 14:05 ` [PATCH 2/2] clk: ingenic: jz4725b: " Paul Cercueil
2019-03-31 6:40 ` [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: " Rob Herring
@ 2019-04-11 20:41 ` Stephen Boyd
2 siblings, 0 replies; 5+ messages in thread
From: Stephen Boyd @ 2019-04-11 20:41 UTC (permalink / raw)
To: Mark Rutland, Michael Turquette, Paul Cercueil, Rob Herring
Cc: linux-clk, linux-kernel, devicetree, Paul Cercueil
Quoting Paul Cercueil (2019-03-19 07:05:35)
> Add macro for the UDC PHY clock of the JZ4725B.
>
> Signed-off-by: Paul Cercueil <paul@crapouillou.net>
> ---
Applied to clk-next
^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 2/2] clk: ingenic: jz4725b: Add UDC PHY clock
2019-03-19 14:05 ` [PATCH 2/2] clk: ingenic: jz4725b: " Paul Cercueil
@ 2019-04-11 20:41 ` Stephen Boyd
0 siblings, 0 replies; 5+ messages in thread
From: Stephen Boyd @ 2019-04-11 20:41 UTC (permalink / raw)
To: Mark Rutland, Michael Turquette, Paul Cercueil, Rob Herring
Cc: linux-clk, linux-kernel, devicetree, Paul Cercueil
Quoting Paul Cercueil (2019-03-19 07:05:36)
> Add clock for the USB Device Controller PHY.
>
> Signed-off-by: Paul Cercueil <paul@crapouillou.net>
> ---
Applied to clk-next
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2019-04-11 20:41 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-03-19 14:05 [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock Paul Cercueil
2019-03-19 14:05 ` [PATCH 2/2] clk: ingenic: jz4725b: " Paul Cercueil
2019-04-11 20:41 ` Stephen Boyd
2019-03-31 6:40 ` [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: " Rob Herring
2019-04-11 20:41 ` Stephen Boyd
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).