linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc
@ 2020-05-07 15:00 Akash Asthana
  2020-05-07 15:00 ` [PATCH V6 1/3] dt-bindings: geni-se: Convert QUP geni-se bindings to YAML Akash Asthana
                   ` (3 more replies)
  0 siblings, 4 replies; 10+ messages in thread
From: Akash Asthana @ 2020-05-07 15:00 UTC (permalink / raw)
  To: robh+dt, gregkh
  Cc: linux-arm-msm, devicetree, linux-kernel, mgautam, rojay, skakit,
	mka, Akash Asthana

Changes in V6:
 - As per Rob's suggestion moved pin swap documentation from QUP to
   serial.yaml file[PATCH V6 3/3].

Changes in V4:
 - Add interconnect binding patch.
 - Add UART pin swap binding patch.

Akash Asthana (3):
  dt-bindings: geni-se: Convert QUP geni-se bindings to YAML
  dt-bindings: geni-se: Add interconnect binding for GENI QUP
  dt-bindings: serial: Add binding for UART pin swap

 .../devicetree/bindings/serial/serial.yaml         |   6 +
 .../devicetree/bindings/soc/qcom/qcom,geni-se.txt  |  94 ---------
 .../devicetree/bindings/soc/qcom/qcom,geni-se.yaml | 227 +++++++++++++++++++++
 3 files changed, 233 insertions(+), 94 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.txt
 create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml

-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project

^ permalink raw reply	[flat|nested] 10+ messages in thread

* [PATCH V6 1/3] dt-bindings: geni-se: Convert QUP geni-se bindings to YAML
  2020-05-07 15:00 [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Akash Asthana
@ 2020-05-07 15:00 ` Akash Asthana
  2020-05-07 15:00 ` [PATCH V6 2/3] dt-bindings: geni-se: Add interconnect binding for GENI QUP Akash Asthana
                   ` (2 subsequent siblings)
  3 siblings, 0 replies; 10+ messages in thread
From: Akash Asthana @ 2020-05-07 15:00 UTC (permalink / raw)
  To: robh+dt, gregkh
  Cc: linux-arm-msm, devicetree, linux-kernel, mgautam, rojay, skakit,
	mka, Akash Asthana

Convert QUP geni-se bindings to DT schema format using json-schema.

Signed-off-by: Akash Asthana <akashast@codeaurora.org>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Stephen Boyd <swboyd@chromium.org>
---
Changes in V2:
 - As per Stephen's comment corrected defintion of interrupts for UART node.
   Any valid UART node must contain atleast 1 interrupts.

Changes in V3:
 - As per Rob's comment, added number of reg entries for reg property.
 - As per Rob's comment, corrected unit address to hex.
 - As per Rob's comment, created a pattern which matches everything common
   to geni based I2C, SPI and UART controller and then one pattern  for each.
 - As per Rob's comment, restored original example.

Changes in V4:
 - Resolve below compilation error reported from bot.

/builds/robherring/linux-dt-review/Documentation/devicetree/bindings/soc/qcom/
qcom,geni-se.yaml: properties:clocks:minItems: False schema does not allow 2
/builds/robherring/linux-dt-review/Documentation/devicetree/bindings/soc/qcom/
qcom,geni-se.yaml: properties:clocks:maxItems: False schema does not allow 2
Documentation/devicetree/bindings/Makefile:12: recipe for target
'Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.example.dts' failed
make[1]: *** [Documentation/devicetree/bindings/soc/qcom/
qcom,geni-se.example.dts] Error 1
Makefile:1263: recipe for target 'dt_binding_check' failed
make: *** [dt_binding_check] Error 2

Changes in V6:
 - Added reg entry for soc@0 example node to address below warning.

Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.example.dts:22.20-60.11
: Warning (unit_address_vs_reg): /example-0/soc@0: node has a unit name,
but no reg or ranges property

 .../devicetree/bindings/soc/qcom/qcom,geni-se.txt  |  94 ---------
 .../devicetree/bindings/soc/qcom/qcom,geni-se.yaml | 210 +++++++++++++++++++++
 2 files changed, 210 insertions(+), 94 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.txt
 create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml

diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.txt b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.txt
deleted file mode 100644
index dab7ca9..0000000
--- a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.txt
+++ /dev/null
@@ -1,94 +0,0 @@
-Qualcomm Technologies, Inc. GENI Serial Engine QUP Wrapper Controller
-
-Generic Interface (GENI) based Qualcomm Universal Peripheral (QUP) wrapper
-is a programmable module for supporting a wide range of serial interfaces
-like UART, SPI, I2C, I3C, etc. A single QUP module can provide upto 8 Serial
-Interfaces, using its internal Serial Engines. The GENI Serial Engine QUP
-Wrapper controller is modeled as a node with zero or more child nodes each
-representing a serial engine.
-
-Required properties:
-- compatible:		Must be "qcom,geni-se-qup".
-- reg:			Must contain QUP register address and length.
-- clock-names:		Must contain "m-ahb" and "s-ahb".
-- clocks:		AHB clocks needed by the device.
-
-Required properties if child node exists:
-- #address-cells: 	Must be <1> for Serial Engine Address
-- #size-cells: 		Must be <1> for Serial Engine Address Size
-- ranges: 		Must be present
-
-Properties for children:
-
-A GENI based QUP wrapper controller node can contain 0 or more child nodes
-representing serial devices.  These serial devices can be a QCOM UART, I2C
-controller, SPI controller, or some combination of aforementioned devices.
-Please refer below the child node definitions for the supported serial
-interface protocols.
-
-Qualcomm Technologies Inc. GENI Serial Engine based I2C Controller
-
-Required properties:
-- compatible:		Must be "qcom,geni-i2c".
-- reg: 			Must contain QUP register address and length.
-- interrupts: 		Must contain I2C interrupt.
-- clock-names: 		Must contain "se".
-- clocks: 		Serial engine core clock needed by the device.
-- #address-cells:	Must be <1> for I2C device address.
-- #size-cells:		Must be <0> as I2C addresses have no size component.
-
-Optional property:
-- clock-frequency:	Desired I2C bus clock frequency in Hz.
-			When missing default to 100000Hz.
-
-Child nodes should conform to I2C bus binding as described in i2c.txt.
-
-Qualcomm Technologies Inc. GENI Serial Engine based UART Controller
-
-Required properties:
-- compatible:		Must be "qcom,geni-debug-uart" or "qcom,geni-uart".
-- reg: 			Must contain UART register location and length.
-- interrupts: 		Must contain UART core interrupts.
-- clock-names:		Must contain "se".
-- clocks:		Serial engine core clock needed by the device.
-
-Qualcomm Technologies Inc. GENI Serial Engine based SPI Controller
-node binding is described in
-Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.txt.
-
-Example:
-	geniqup@8c0000 {
-		compatible = "qcom,geni-se-qup";
-		reg = <0x8c0000 0x6000>;
-		clock-names = "m-ahb", "s-ahb";
-		clocks = <&clock_gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
-			<&clock_gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
-		#address-cells = <1>;
-		#size-cells = <1>;
-		ranges;
-
-		i2c0: i2c@a94000 {
-			compatible = "qcom,geni-i2c";
-			reg = <0xa94000 0x4000>;
-			interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
-			clock-names = "se";
-			clocks = <&clock_gcc GCC_QUPV3_WRAP0_S5_CLK>;
-			pinctrl-names = "default", "sleep";
-			pinctrl-0 = <&qup_1_i2c_5_active>;
-			pinctrl-1 = <&qup_1_i2c_5_sleep>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-		};
-
-		uart0: serial@a88000 {
-			compatible = "qcom,geni-debug-uart";
-			reg = <0xa88000 0x7000>;
-			interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
-			clock-names = "se";
-			clocks = <&clock_gcc GCC_QUPV3_WRAP0_S0_CLK>;
-			pinctrl-names = "default", "sleep";
-			pinctrl-0 = <&qup_1_uart_3_active>;
-			pinctrl-1 = <&qup_1_uart_3_sleep>;
-		};
-
-	}
diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml
new file mode 100644
index 0000000..885966f
--- /dev/null
+++ b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml
@@ -0,0 +1,210 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/soc/qcom/qcom,geni-se.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: GENI Serial Engine QUP Wrapper Controller
+
+maintainers:
+ - Mukesh Savaliya <msavaliy@codeaurora.org>
+ - Akash Asthana <akashast@codeaurora.org>
+
+description: |
+ Generic Interface (GENI) based Qualcomm Universal Peripheral (QUP) wrapper
+ is a programmable module for supporting a wide range of serial interfaces
+ like UART, SPI, I2C, I3C, etc. A single QUP module can provide upto 8 Serial
+ Interfaces, using its internal Serial Engines. The GENI Serial Engine QUP
+ Wrapper controller is modeled as a node with zero or more child nodes each
+ representing a serial engine.
+
+properties:
+  compatible:
+    enum:
+      - qcom,geni-se-qup
+
+  reg:
+    description: QUP wrapper common register address and length.
+    maxItems: 1
+
+  clock-names:
+    items:
+      - const: m-ahb
+      - const: s-ahb
+
+  clocks:
+    items:
+      - description: Master AHB Clock
+      - description: Slave AHB Clock
+
+  "#address-cells":
+     const: 2
+
+  "#size-cells":
+     const: 2
+
+  ranges: true
+
+required:
+  - compatible
+  - reg
+  - clock-names
+  - clocks
+  - "#address-cells"
+  - "#size-cells"
+  - ranges
+
+patternProperties:
+  "^.*@[0-9a-f]+$":
+    type: object
+    description: Common properties for GENI Serial Engine based I2C, SPI and
+                 UART controller.
+
+    properties:
+      reg:
+        description: GENI Serial Engine register address and length.
+        maxItems: 1
+
+      clock-names:
+        const: se
+
+      clocks:
+        description: Serial engine core clock needed by the device.
+        maxItems: 1
+
+    required:
+      - reg
+      - clock-names
+      - clocks
+
+  "spi@[0-9a-f]+$":
+    type: object
+    description: GENI serial engine based SPI controller. SPI in master mode
+                 supports up to 50MHz, up to four chip selects, programmable
+                 data path from 4 bits to 32 bits and numerous protocol
+                 variants.
+    allOf:
+      - $ref: /spi/spi-controller.yaml#
+
+    properties:
+      compatible:
+        enum:
+          - qcom,geni-spi
+
+      interrupts:
+        maxItems: 1
+
+      "#address-cells":
+         const: 1
+
+      "#size-cells":
+         const: 0
+
+    required:
+      - compatible
+      - interrupts
+      - "#address-cells"
+      - "#size-cells"
+
+  "i2c@[0-9a-f]+$":
+    type: object
+    description: GENI serial engine based I2C controller.
+    allOf:
+      - $ref: /schemas/i2c/i2c-controller.yaml#
+
+    properties:
+      compatible:
+        enum:
+          - qcom,geni-i2c
+
+      interrupts:
+        maxItems: 1
+
+      "#address-cells":
+         const: 1
+
+      "#size-cells":
+         const: 0
+
+      clock-frequency:
+        description: Desired I2C bus clock frequency in Hz.
+        default: 100000
+
+    required:
+      - compatible
+      - interrupts
+      - "#address-cells"
+      - "#size-cells"
+
+  "serial@[0-9a-f]+$":
+    type: object
+    description: GENI Serial Engine based UART Controller.
+    allOf:
+      - $ref: /schemas/serial.yaml#
+
+    properties:
+      compatible:
+        enum:
+          - qcom,geni-uart
+          - qcom,geni-debug-uart
+
+      interrupts:
+        minItems: 1
+        maxItems: 2
+        items:
+          - description: UART core irq
+          - description: Wakeup irq (RX GPIO)
+
+    required:
+      - compatible
+      - interrupts
+
+
+examples:
+  - |
+    #include <dt-bindings/clock/qcom,gcc-sdm845.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+    soc: soc@0 {
+        reg = <0 0x10000000 0 0x0fffffff>;
+        #address-cells = <2>;
+        #size-cells = <2>;
+
+        geniqup@8c0000 {
+            compatible = "qcom,geni-se-qup";
+            reg = <0 0x008c0000 0 0x6000>;
+            clock-names = "m-ahb", "s-ahb";
+            clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
+                <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
+            #address-cells = <2>;
+            #size-cells = <2>;
+            ranges;
+
+            i2c0: i2c@a94000 {
+                compatible = "qcom,geni-i2c";
+                reg = <0 0xa94000 0 0x4000>;
+                interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
+                clock-names = "se";
+                clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
+                pinctrl-names = "default", "sleep";
+                pinctrl-0 = <&qup_1_i2c_5_active>;
+                pinctrl-1 = <&qup_1_i2c_5_sleep>;
+                #address-cells = <1>;
+                #size-cells = <0>;
+            };
+
+            uart0: serial@a88000 {
+                compatible = "qcom,geni-uart";
+                reg = <0 0xa88000 0 0x7000>;
+                interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
+                clock-names = "se";
+                clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
+                pinctrl-names = "default", "sleep";
+                pinctrl-0 = <&qup_1_uart_3_active>;
+                pinctrl-1 = <&qup_1_uart_3_sleep>;
+            };
+        };
+    };
+
+...
-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project

^ permalink raw reply	[flat|nested] 10+ messages in thread

* [PATCH V6 2/3] dt-bindings: geni-se: Add interconnect binding for GENI QUP
  2020-05-07 15:00 [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Akash Asthana
  2020-05-07 15:00 ` [PATCH V6 1/3] dt-bindings: geni-se: Convert QUP geni-se bindings to YAML Akash Asthana
@ 2020-05-07 15:00 ` Akash Asthana
  2020-05-14  1:50   ` Stephen Boyd
  2020-05-07 15:00 ` [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap Akash Asthana
  2020-05-14  2:03 ` [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Stephen Boyd
  3 siblings, 1 reply; 10+ messages in thread
From: Akash Asthana @ 2020-05-07 15:00 UTC (permalink / raw)
  To: robh+dt, gregkh
  Cc: linux-arm-msm, devicetree, linux-kernel, mgautam, rojay, skakit,
	mka, Akash Asthana

Add documentation for the interconnect and interconnect-names properties
for the GENI QUP.

Signed-off-by: Akash Asthana <akashast@codeaurora.org>
---
Changes in V5:
 - Add interconnect property for QUP wrapper (parent node).
 - Add minItems = 2 for interconnect property in child nodes

Changes in V6:
 - As per Rob's comment added minItems = 2 for interconnect-names.

 .../devicetree/bindings/soc/qcom/qcom,geni-se.yaml      | 17 +++++++++++++++++
 1 file changed, 17 insertions(+)

diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml
index 885966f..b19505b 100644
--- a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml
+++ b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml
@@ -46,6 +46,12 @@ properties:
 
   ranges: true
 
+  interconnects:
+    maxItems: 1
+
+  interconnect-names:
+    const: qup-core
+
 required:
   - compatible
   - reg
@@ -73,6 +79,17 @@ patternProperties:
         description: Serial engine core clock needed by the device.
         maxItems: 1
 
+      interconnects:
+         minItems: 2
+         maxItems: 3
+
+      interconnect-names:
+         minItems: 2
+         items:
+           - const: qup-core
+           - const: qup-config
+           - const: qup-memory
+
     required:
       - reg
       - clock-names
-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project

^ permalink raw reply	[flat|nested] 10+ messages in thread

* [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap
  2020-05-07 15:00 [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Akash Asthana
  2020-05-07 15:00 ` [PATCH V6 1/3] dt-bindings: geni-se: Convert QUP geni-se bindings to YAML Akash Asthana
  2020-05-07 15:00 ` [PATCH V6 2/3] dt-bindings: geni-se: Add interconnect binding for GENI QUP Akash Asthana
@ 2020-05-07 15:00 ` Akash Asthana
  2020-05-14  1:51   ` Stephen Boyd
  2020-05-15  3:01   ` Rob Herring
  2020-05-14  2:03 ` [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Stephen Boyd
  3 siblings, 2 replies; 10+ messages in thread
From: Akash Asthana @ 2020-05-07 15:00 UTC (permalink / raw)
  To: robh+dt, gregkh
  Cc: linux-arm-msm, devicetree, linux-kernel, mgautam, rojay, skakit,
	mka, Akash Asthana

Add documentation to support RX-TX & CTS-RTS GPIO pin swap in HW.

Signed-off-by: Akash Asthana <akashast@codeaurora.org>
---
 Documentation/devicetree/bindings/serial/serial.yaml | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/Documentation/devicetree/bindings/serial/serial.yaml b/Documentation/devicetree/bindings/serial/serial.yaml
index 53204d9..e657dd6 100644
--- a/Documentation/devicetree/bindings/serial/serial.yaml
+++ b/Documentation/devicetree/bindings/serial/serial.yaml
@@ -67,6 +67,12 @@ properties:
       (wired and enabled by pinmux configuration).  This depends on both the
       UART hardware and the board wiring.
 
+  rx-tx-swap:
+    description: RX and TX pins are swapped.
+
+  cts-rts-swap:
+    description: CTS and RTS pins are swapped.
+
 if:
   required:
     - uart-has-rtscts
-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH V6 2/3] dt-bindings: geni-se: Add interconnect binding for GENI QUP
  2020-05-07 15:00 ` [PATCH V6 2/3] dt-bindings: geni-se: Add interconnect binding for GENI QUP Akash Asthana
@ 2020-05-14  1:50   ` Stephen Boyd
  0 siblings, 0 replies; 10+ messages in thread
From: Stephen Boyd @ 2020-05-14  1:50 UTC (permalink / raw)
  To: Akash Asthana, gregkh, robh+dt
  Cc: linux-arm-msm, devicetree, linux-kernel, mgautam, rojay, skakit,
	mka, Akash Asthana

Quoting Akash Asthana (2020-05-07 08:00:46)
> Add documentation for the interconnect and interconnect-names properties
> for the GENI QUP.
> 
> Signed-off-by: Akash Asthana <akashast@codeaurora.org>
> ---

Reviewed-by: Stephen Boyd <swboyd@chromium.org>

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap
  2020-05-07 15:00 ` [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap Akash Asthana
@ 2020-05-14  1:51   ` Stephen Boyd
  2020-05-15  3:01   ` Rob Herring
  1 sibling, 0 replies; 10+ messages in thread
From: Stephen Boyd @ 2020-05-14  1:51 UTC (permalink / raw)
  To: Akash Asthana, gregkh, robh+dt
  Cc: linux-arm-msm, devicetree, linux-kernel, mgautam, rojay, skakit,
	mka, Akash Asthana

Quoting Akash Asthana (2020-05-07 08:00:47)
> Add documentation to support RX-TX & CTS-RTS GPIO pin swap in HW.
> 
> Signed-off-by: Akash Asthana <akashast@codeaurora.org>
> ---

Reviewed-by: Stephen Boyd <swboyd@chromium.org>

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc
  2020-05-07 15:00 [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Akash Asthana
                   ` (2 preceding siblings ...)
  2020-05-07 15:00 ` [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap Akash Asthana
@ 2020-05-14  2:03 ` Stephen Boyd
  2020-05-18 13:16   ` Akash Asthana
  3 siblings, 1 reply; 10+ messages in thread
From: Stephen Boyd @ 2020-05-14  2:03 UTC (permalink / raw)
  To: Akash Asthana, gregkh, robh+dt
  Cc: linux-arm-msm, devicetree, linux-kernel, mgautam, rojay, skakit,
	mka, Akash Asthana

Quoting Akash Asthana (2020-05-07 08:00:44)
> Changes in V6:
>  - As per Rob's suggestion moved pin swap documentation from QUP to
>    serial.yaml file[PATCH V6 3/3].
> 
> Changes in V4:
>  - Add interconnect binding patch.
>  - Add UART pin swap binding patch.
> 
> Akash Asthana (3):
>   dt-bindings: geni-se: Convert QUP geni-se bindings to YAML
>   dt-bindings: geni-se: Add interconnect binding for GENI QUP
>   dt-bindings: serial: Add binding for UART pin swap
> 

Who do you intend to pick up these patches? Rob or Greg? I suppose if
it's all in bindings then maybe Rob can pick them up.

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap
  2020-05-07 15:00 ` [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap Akash Asthana
  2020-05-14  1:51   ` Stephen Boyd
@ 2020-05-15  3:01   ` Rob Herring
  2020-05-18 13:19     ` Akash Asthana
  1 sibling, 1 reply; 10+ messages in thread
From: Rob Herring @ 2020-05-15  3:01 UTC (permalink / raw)
  To: Akash Asthana
  Cc: gregkh, linux-arm-msm, devicetree, linux-kernel, mgautam, rojay,
	skakit, mka

On Thu, May 07, 2020 at 08:30:47PM +0530, Akash Asthana wrote:
> Add documentation to support RX-TX & CTS-RTS GPIO pin swap in HW.
> 
> Signed-off-by: Akash Asthana <akashast@codeaurora.org>
> ---
>  Documentation/devicetree/bindings/serial/serial.yaml | 6 ++++++
>  1 file changed, 6 insertions(+)
> 
> diff --git a/Documentation/devicetree/bindings/serial/serial.yaml b/Documentation/devicetree/bindings/serial/serial.yaml
> index 53204d9..e657dd6 100644
> --- a/Documentation/devicetree/bindings/serial/serial.yaml
> +++ b/Documentation/devicetree/bindings/serial/serial.yaml
> @@ -67,6 +67,12 @@ properties:
>        (wired and enabled by pinmux configuration).  This depends on both the
>        UART hardware and the board wiring.
>  
> +  rx-tx-swap:
> +    description: RX and TX pins are swapped.
> +
> +  cts-rts-swap:
> +    description: CTS and RTS pins are swapped.

Need 'type: boolean' on both of these.

> +
>  if:
>    required:
>      - uart-has-rtscts
> -- 
> The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc
  2020-05-14  2:03 ` [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Stephen Boyd
@ 2020-05-18 13:16   ` Akash Asthana
  0 siblings, 0 replies; 10+ messages in thread
From: Akash Asthana @ 2020-05-18 13:16 UTC (permalink / raw)
  To: Stephen Boyd, gregkh, robh+dt
  Cc: linux-arm-msm, devicetree, linux-kernel, mgautam, rojay, skakit, mka

Hi Stephen,

On 5/14/2020 7:33 AM, Stephen Boyd wrote:
> Quoting Akash Asthana (2020-05-07 08:00:44)
>> Changes in V6:
>>   - As per Rob's suggestion moved pin swap documentation from QUP to
>>     serial.yaml file[PATCH V6 3/3].
>>
>> Changes in V4:
>>   - Add interconnect binding patch.
>>   - Add UART pin swap binding patch.
>>
>> Akash Asthana (3):
>>    dt-bindings: geni-se: Convert QUP geni-se bindings to YAML
>>    dt-bindings: geni-se: Add interconnect binding for GENI QUP
>>    dt-bindings: serial: Add binding for UART pin swap
>>
> Who do you intend to pick up these patches? Rob or Greg? I suppose if
> it's all in bindings then maybe Rob can pick them up.

I intended Rob to pick these patches but Greg is maintainer of 
serial.yaml file so I send patches to him as well, I thought I would be 
needing ack from him.

But from your reply it's clear that I should be sending to Rob only.

Regards,

Akash

-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap
  2020-05-15  3:01   ` Rob Herring
@ 2020-05-18 13:19     ` Akash Asthana
  0 siblings, 0 replies; 10+ messages in thread
From: Akash Asthana @ 2020-05-18 13:19 UTC (permalink / raw)
  To: Rob Herring
  Cc: gregkh, linux-arm-msm, devicetree, linux-kernel, mgautam, rojay,
	skakit, mka

Hi Rob,

On 5/15/2020 8:31 AM, Rob Herring wrote:
> On Thu, May 07, 2020 at 08:30:47PM +0530, Akash Asthana wrote:
>> Add documentation to support RX-TX & CTS-RTS GPIO pin swap in HW.
>>
>> Signed-off-by: Akash Asthana <akashast@codeaurora.org>
>> ---
>>   Documentation/devicetree/bindings/serial/serial.yaml | 6 ++++++
>>   1 file changed, 6 insertions(+)
>>
>> diff --git a/Documentation/devicetree/bindings/serial/serial.yaml b/Documentation/devicetree/bindings/serial/serial.yaml
>> index 53204d9..e657dd6 100644
>> --- a/Documentation/devicetree/bindings/serial/serial.yaml
>> +++ b/Documentation/devicetree/bindings/serial/serial.yaml
>> @@ -67,6 +67,12 @@ properties:
>>         (wired and enabled by pinmux configuration).  This depends on both the
>>         UART hardware and the board wiring.
>>   
>> +  rx-tx-swap:
>> +    description: RX and TX pins are swapped.
>> +
>> +  cts-rts-swap:
>> +    description: CTS and RTS pins are swapped.
> Need 'type: boolean' on both of these.

okay, will correct in next version

Regards,

Akash

>
>> +
>>   if:
>>     required:
>>       - uart-has-rtscts
>> -- 
>> The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project

-- 
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,\na Linux Foundation Collaborative Project

^ permalink raw reply	[flat|nested] 10+ messages in thread

end of thread, other threads:[~2020-05-18 13:19 UTC | newest]

Thread overview: 10+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-05-07 15:00 [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Akash Asthana
2020-05-07 15:00 ` [PATCH V6 1/3] dt-bindings: geni-se: Convert QUP geni-se bindings to YAML Akash Asthana
2020-05-07 15:00 ` [PATCH V6 2/3] dt-bindings: geni-se: Add interconnect binding for GENI QUP Akash Asthana
2020-05-14  1:50   ` Stephen Boyd
2020-05-07 15:00 ` [PATCH V6 3/3] dt-bindings: serial: Add binding for UART pin swap Akash Asthana
2020-05-14  1:51   ` Stephen Boyd
2020-05-15  3:01   ` Rob Herring
2020-05-18 13:19     ` Akash Asthana
2020-05-14  2:03 ` [PATCH V6 0/3] Convert QUP bindings to YAML and add ICC, pin swap doc Stephen Boyd
2020-05-18 13:16   ` Akash Asthana

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).