* [PATCH v5 0/2] This is a patch series for pinctrl driver of Sunplus SP7021 SoC. @ 2021-12-24 7:42 Wells Lu 2021-12-24 7:42 ` [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 Wells Lu 2021-12-24 7:42 ` [PATCH v5 2/2] pinctrl: Add driver " Wells Lu 0 siblings, 2 replies; 20+ messages in thread From: Wells Lu @ 2021-12-24 7:42 UTC (permalink / raw) To: linus.walleij, linux-gpio, linux-kernel, robh+dt, devicetree, linux-arm-kernel Cc: wells.lu, dvorkin, Wells Lu Sunplus SP7021 is an ARM Cortex A7 (4 cores) based SoC. It integrates many peripherals (ex: UART, I2C, SPI, SDIO, eMMC, USB, SD card and etc.) into a single chip. It is designed for industrial control applications. Refer to: https://sunplus-tibbo.atlassian.net/wiki/spaces/doc/overview https://tibbo.com/store/plus1.html Wells Lu (2): dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 pinctrl: Add driver for Sunplus SP7021 .../bindings/pinctrl/sunplus,sp7021-pinctrl.yaml | 373 +++++++ MAINTAINERS | 10 + drivers/pinctrl/Kconfig | 1 + drivers/pinctrl/Makefile | 1 + drivers/pinctrl/sunplus/Kconfig | 21 + drivers/pinctrl/sunplus/Makefile | 5 + drivers/pinctrl/sunplus/sppctl.c | 1178 ++++++++++++++++++++ drivers/pinctrl/sunplus/sppctl.h | 155 +++ drivers/pinctrl/sunplus/sppctl_sp7021.c | 584 ++++++++++ include/dt-bindings/pinctrl/sppctl-sp7021.h | 171 +++ include/dt-bindings/pinctrl/sppctl.h | 30 + 11 files changed, 2529 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml create mode 100644 drivers/pinctrl/sunplus/Kconfig create mode 100644 drivers/pinctrl/sunplus/Makefile create mode 100644 drivers/pinctrl/sunplus/sppctl.c create mode 100644 drivers/pinctrl/sunplus/sppctl.h create mode 100644 drivers/pinctrl/sunplus/sppctl_sp7021.c create mode 100644 include/dt-bindings/pinctrl/sppctl-sp7021.h create mode 100644 include/dt-bindings/pinctrl/sppctl.h -- 2.7.4 ^ permalink raw reply [flat|nested] 20+ messages in thread
* [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 2021-12-24 7:42 [PATCH v5 0/2] This is a patch series for pinctrl driver of Sunplus SP7021 SoC Wells Lu @ 2021-12-24 7:42 ` Wells Lu 2021-12-25 14:48 ` Rob Herring 2021-12-27 16:10 ` Rob Herring 2021-12-24 7:42 ` [PATCH v5 2/2] pinctrl: Add driver " Wells Lu 1 sibling, 2 replies; 20+ messages in thread From: Wells Lu @ 2021-12-24 7:42 UTC (permalink / raw) To: linus.walleij, linux-gpio, linux-kernel, robh+dt, devicetree, linux-arm-kernel Cc: wells.lu, dvorkin, Wells Lu Add dt-bindings header files and documentation for Sunplus SP7021 SoC. Signed-off-by: Wells Lu <wellslutw@gmail.com> --- Changes in V5 - Removed "GPIOXT2" registers .../bindings/pinctrl/sunplus,sp7021-pinctrl.yaml | 373 +++++++++++++++++++++ MAINTAINERS | 9 + include/dt-bindings/pinctrl/sppctl-sp7021.h | 171 ++++++++++ include/dt-bindings/pinctrl/sppctl.h | 30 ++ 4 files changed, 583 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml create mode 100644 include/dt-bindings/pinctrl/sppctl-sp7021.h create mode 100644 include/dt-bindings/pinctrl/sppctl.h diff --git a/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml new file mode 100644 index 0000000..2672169 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml @@ -0,0 +1,373 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +# Copyright (C) Sunplus Co., Ltd. +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/sunplus,sp7021-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Sunplus SP7021 Pin Controller Device Tree Bindings + +maintainers: + - Dvorkin Dmitry <dvorkin@tibbo.com> + - Wells Lu <wellslutw@gmail.com> + +description: | + The Sunplus SP7021 pin controller is used to control SoC pins. Please + refer to pinctrl-bindings.txt in this directory for details of the common + pinctrl bindings used by client devices. + + SP7021 has 99 digital GPIO pins which are numbered from GPIO 0 to 98. All + are multiplexed with some special function pins. SP7021 has 3 types of + special function pins: + + (1) function-group pins: + Ex 1 (SPI-NOR flash): + If control-field SPI_FLASH_SEL is set to 1, GPIO 83, 84, 86 and 87 + will be pins of SPI-NOR flash. If it is set to 2, GPIO 76, 78, 79 + and 81 will be pins of SPI-NOR flash. + + Ex 2 (UART_0): + If control-bit UA0_SEL is set to 1, GPIO 88 and 89 will be TX and + RX pins of UART_0 (UART channel 0). + + Ex 3 (eMMC): + If control-bit EMMC_SEL is set to 1, GPIO 72, 73, 74, 75, 76, 77, + 78, 79, 80, 81 will be pins of an eMMC device. + + Properties "function" and "groups" are used to select function-group + pins. + + (2) fully pin-mux (like phone exchange mux) pins: + GPIO 8 to 71 are 'fully pin-mux' pins. Any pins of peripherals of + SP7021 (ex: UART_1, UART_2, UART_3, UART_4, I2C_0, I2C_1, and etc.) + can be routed to any pins of fully pin-mux pins. + + Ex 1 (UART channel 1): + If control-field UA1_TX_SEL is set to 3, TX pin of UART_1 will be + routed to GPIO 10 (3 - 1 + 8 = 10). + If control-field UA1_RX_SEL is set to 4, RX pin of UART_1 will be + routed to GPIO 11 (4 - 1 + 8 = 11). + If control-field UA1_RTS_SEL is set to 5, RTS pin of UART_1 will + be routed to GPIO 12 (5 - 1 + 8 = 12). + If control-field UA1_CTS_SEL is set to 6, CTS pin of UART_1 will + be routed to GPIO 13 (6 - 1 + 8 = 13). + + Ex 2 (I2C channel 0): + If control-field I2C0_CLK_SEL is set to 20, CLK pin of I2C_0 will + be routed to GPIO 27 (20 - 1 + 8 = 27). + If control-field I2C0_DATA_SEL is set to 21, DATA pin of I2C_0 + will be routed to GPIO 28 (21 - 1 + 9 = 28). + + Totally, SP7021 has 120 peripheral pins. The peripheral pins can be + routed to any of 64 'fully pin-mux' pins. + + (3) I/O processor pins + SP7021 has a built-in I/O processor. + Any GPIO pins (GPIO 0 to 98) can be set to pins of I/O processor. + + Vendor property "sunplus,pins" is used to select "fully pin-mux" pins, + "I/O processor pins" and "digital GPIO" pins. + + The device node of pin controller of Sunplus SP7021 has following + properties. + +properties: + compatible: + const: sunplus,sp7021-pctl + + gpio-controller: true + + '#gpio-cells': + const: 2 + + reg: + items: + - description: the MOON2 registers + - description: the GPIOXT registers + - description: the FIRST registers + - description: the MOON1 registers + + reg-names: + items: + - const: moon2 + - const: gpioxt + - const: first + - const: moon1 + + clocks: + maxItems: 1 + + resets: + maxItems: 1 + +patternProperties: + '-pins$': + type: object + description: | + A pinctrl node should contain at least one subnodes representing the + pins or function-pins group available on the machine. Each subnode + will list the pins it needs, and how they should be configured. + + Pinctrl node's client devices use subnodes for desired pin + configuration. Client device subnodes use below standard properties. + + properties: + sunplus,pins: + description: | + Define 'sunplus,pins' which are used by pinctrl node's client + device. + + It consists of one or more integers which represents the config + setting for corresponding pin. Each integer defines a individual + pin in which: + + Bit 32~24: defines GPIO number. Its range is 0 ~ 98. + Bit 23~16: defines types: (1) fully pin-mux pins + (2) IO processor pins + (3) digital GPIO pins + Bit 15~8: defines pins of peripherals (which are defined in + 'include/dt-binging/pinctrl/sppctl.h'). + Bit 7~0: defines types or initial-state of digital GPIO pins. + + Please use macro SPPCTL_IOPAD to define the integers for pins. + + $ref: /schemas/types.yaml#/definitions/uint32-array + + function: + description: | + Define pin-function which is used by pinctrl node's client device. + The name should be one of string in the following enumeration. + $ref: "/schemas/types.yaml#/definitions/string" + enum: [ SPI_FLASH, SPI_FLASH_4BIT, SPI_NAND, CARD0_EMMC, SD_CARD, + UA0, FPGA_IFX, HDMI_TX, LCDIF, USB0_OTG, USB1_OTG ] + + groups: + description: | + Define pin-group in a specified pin-function. + The name should be one of string in the following enumeration. + $ref: "/schemas/types.yaml#/definitions/string" + enum: [ SPI_FLASH1, SPI_FLASH2, SPI_FLASH_4BIT1, SPI_FLASH_4BIT2, + SPI_NAND, CARD0_EMMC, SD_CARD, UA0, FPGA_IFX, HDMI_TX1, + HDMI_TX2, HDMI_TX3, LCDIF, USB0_OTG, USB1_OTG ] + + sunplus,zero_func: + description: | + This is a vendor specific property. It is used to disable pins + which are not used by pinctrl node's client device. + Some pins may be enabled by boot-loader. We can use this + property to disable them. + $ref: /schemas/types.yaml#/definitions/uint32-array + + additionalProperties: false + + allOf: + - if: + properties: + function: + enum: + - SPI_FLASH + then: + properties: + groups: + enum: + - SPI_FLASH1 + - SPI_FLASH2 + - if: + properties: + function: + enum: + - SPI_FLASH_4BIT + then: + properties: + groups: + enum: + - SPI_FLASH_4BIT1 + - SPI_FLASH_4BIT2 + - if: + properties: + function: + enum: + - SPI_NAND + then: + properties: + groups: + enum: + - SPI_NAND + - if: + properties: + function: + enum: + - CARD0_EMMC + then: + properties: + groups: + enum: + - CARD0_EMMC + - if: + properties: + function: + enum: + - SD_CARD + then: + properties: + groups: + enum: + - SD_CARD + - if: + properties: + function: + enum: + - UA0 + then: + properties: + groups: + enum: + - UA0 + - if: + properties: + function: + enum: + - FPGA_IFX + then: + properties: + groups: + enum: + - FPGA_IFX + - if: + properties: + function: + enum: + - HDMI_TX + then: + properties: + groups: + enum: + - HDMI_TX1 + - HDMI_TX2 + - HDMI_TX3 + - if: + properties: + function: + enum: + - LCDIF + then: + properties: + groups: + enum: + - LCDIF + - if: + properties: + function: + enum: + - USB0_OTG + then: + properties: + groups: + enum: + - USB0_OTG + - if: + properties: + function: + enum: + - USB1_OTG + then: + properties: + groups: + enum: + - USB1_OTG + +required: + - compatible + - reg + - reg-names + - "#gpio-cells" + - gpio-controller + - clocks + - resets + +additionalProperties: false + +examples: + - | + #include <dt-bindings/pinctrl/sppctl-sp7021.h> + + pinctl@9c000100 { + compatible = "sunplus,sp7021-pctl"; + reg = <0x9c000100 0x100>, <0x9c000300 0x100>, + <0x9c0032e4 0x1c>, <0x9c000080 0x20>; + reg-names = "moon2", "gpioxt", "first", "moon1"; + gpio-controller; + #gpio-cells = <2>; + clocks = <&clkc 0x83>; + resets = <&rstc 0x73>; + + uart0-pins { + function = "UA0"; + groups = "UA0"; + }; + + spinand0-pins { + function = "SPI_NAND"; + groups = "SPI_NAND"; + }; + + uart1-pins { + sunplus,pins = < + SPPCTL_IOPAD(11, SPPCTL_PCTL_G_PMUX, MUXF_UA1_TX, 0) + SPPCTL_IOPAD(10, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RX, 0) + >; + }; + + uart2-pins { + sunplus,pins = < + SPPCTL_IOPAD(20, SPPCTL_PCTL_G_PMUX, MUXF_UA1_TX, 0) + SPPCTL_IOPAD(21, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RX, 0) + SPPCTL_IOPAD(22, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RTS, 0) + SPPCTL_IOPAD(23, SPPCTL_PCTL_G_PMUX, MUXF_UA1_CTS, 0) + >; + }; + + emmc-pins { + function = "CARD0_EMMC"; + groups = "CARD0_EMMC"; + }; + + sdcard-pins { + function = "SD_CARD"; + groups = "SD_CARD"; + sunplus,pins = < SPPCTL_IOPAD(91, SPPCTL_PCTL_G_GPIO, 0, 0) >; + }; + + hdmi_A_tx1-pins { + function = "HDMI_TX"; + groups = "HDMI_TX1"; + }; + hdmi_A_tx2-pins { + function = "HDMI_TX"; + groups = "HDMI_TX2"; + }; + hdmi_A_tx3-pins { + function = "HDMI_TX"; + groups = "HDMI_TX3"; + }; + + ethernet-pins { + sunplus,pins = < + SPPCTL_IOPAD(49,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_CLK_OUT,0) + SPPCTL_IOPAD(44,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_MAC_SMI_MDC,0) + SPPCTL_IOPAD(43,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_MAC_SMI_MDIO,0) + SPPCTL_IOPAD(52,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXEN,0) + SPPCTL_IOPAD(50,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXD0,0) + SPPCTL_IOPAD(51,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXD1,0) + SPPCTL_IOPAD(46,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_CRSDV,0) + SPPCTL_IOPAD(47,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXD0,0) + SPPCTL_IOPAD(48,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXD1,0) + >; + sunplus,zero_func = < + MUXF_L2SW_LED_FLASH0 + MUXF_L2SW_LED_ON0 + MUXF_L2SW_P0_MAC_RMII_RXER + >; + }; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index 8912b2c..6b1cfc2 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15127,6 +15127,15 @@ L: linux-omap@vger.kernel.org S: Maintained F: drivers/pinctrl/pinctrl-single.c +PIN CONTROLLER - SUNPLUS / TIBBO +M: Dvorkin Dmitry <dvorkin@tibbo.com> +M: Wells Lu <wellslutw@gmail.com> +L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) +S: Maintained +W: https://sunplus-tibbo.atlassian.net/wiki/spaces/doc/overview +F: Documentation/devicetree/bindings/pinctrl/sunplus,* +F: include/dt-bindings/pinctrl/sppctl* + PKTCDVD DRIVER M: linux-block@vger.kernel.org S: Orphan diff --git a/include/dt-bindings/pinctrl/sppctl-sp7021.h b/include/dt-bindings/pinctrl/sppctl-sp7021.h new file mode 100644 index 0000000..8299ca1 --- /dev/null +++ b/include/dt-bindings/pinctrl/sppctl-sp7021.h @@ -0,0 +1,171 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* Sunplus SP7021 dt-bindings Pinctrl header file + * Copyright (C) Sunplus Tech/Tibbo Tech. + * Author: Dvorkin Dmitry <dvorkin@tibbo.com> + */ + +#ifndef __DT_BINDINGS_PINCTRL_SPPCTL_SP7021_H__ +#define __DT_BINDINGS_PINCTRL_SPPCTL_SP7021_H__ + +#include <dt-bindings/pinctrl/sppctl.h> + +/* Please don't change the order of the + * following defines. They are based on + * order of control register define of + * MOON1 ~ MOON4 registers. + */ +#define MUXF_L2SW_CLK_OUT 0 +#define MUXF_L2SW_MAC_SMI_MDC 1 +#define MUXF_L2SW_LED_FLASH0 2 +#define MUXF_L2SW_LED_FLASH1 3 +#define MUXF_L2SW_LED_ON0 4 +#define MUXF_L2SW_LED_ON1 5 +#define MUXF_L2SW_MAC_SMI_MDIO 6 +#define MUXF_L2SW_P0_MAC_RMII_TXEN 7 +#define MUXF_L2SW_P0_MAC_RMII_TXD0 8 +#define MUXF_L2SW_P0_MAC_RMII_TXD1 9 +#define MUXF_L2SW_P0_MAC_RMII_CRSDV 10 +#define MUXF_L2SW_P0_MAC_RMII_RXD0 11 +#define MUXF_L2SW_P0_MAC_RMII_RXD1 12 +#define MUXF_L2SW_P0_MAC_RMII_RXER 13 +#define MUXF_L2SW_P1_MAC_RMII_TXEN 14 +#define MUXF_L2SW_P1_MAC_RMII_TXD0 15 +#define MUXF_L2SW_P1_MAC_RMII_TXD1 16 +#define MUXF_L2SW_P1_MAC_RMII_CRSDV 17 +#define MUXF_L2SW_P1_MAC_RMII_RXD0 18 +#define MUXF_L2SW_P1_MAC_RMII_RXD1 19 +#define MUXF_L2SW_P1_MAC_RMII_RXER 20 +#define MUXF_DAISY_MODE 21 +#define MUXF_SDIO_CLK 22 +#define MUXF_SDIO_CMD 23 +#define MUXF_SDIO_D0 24 +#define MUXF_SDIO_D1 25 +#define MUXF_SDIO_D2 26 +#define MUXF_SDIO_D3 27 +#define MUXF_PWM0 28 +#define MUXF_PWM1 29 +#define MUXF_PWM2 30 +#define MUXF_PWM3 31 +#define MUXF_PWM4 32 +#define MUXF_PWM5 33 +#define MUXF_PWM6 34 +#define MUXF_PWM7 35 +#define MUXF_ICM0_D 36 +#define MUXF_ICM1_D 37 +#define MUXF_ICM2_D 38 +#define MUXF_ICM3_D 39 +#define MUXF_ICM0_CLK 40 +#define MUXF_ICM1_CLK 41 +#define MUXF_ICM2_CLK 42 +#define MUXF_ICM3_CLK 43 +#define MUXF_SPIM0_INT 44 +#define MUXF_SPIM0_CLK 45 +#define MUXF_SPIM0_EN 46 +#define MUXF_SPIM0_DO 47 +#define MUXF_SPIM0_DI 48 +#define MUXF_SPIM1_INT 49 +#define MUXF_SPIM1_CLK 50 +#define MUXF_SPIM1_EN 51 +#define MUXF_SPIM1_DO 52 +#define MUXF_SPIM1_DI 53 +#define MUXF_SPIM2_INT 54 +#define MUXF_SPIM2_CLK 55 +#define MUXF_SPIM2_EN 56 +#define MUXF_SPIM2_DO 57 +#define MUXF_SPIM2_DI 58 +#define MUXF_SPIM3_INT 59 +#define MUXF_SPIM3_CLK 60 +#define MUXF_SPIM3_EN 61 +#define MUXF_SPIM3_DO 62 +#define MUXF_SPIM3_DI 63 +#define MUXF_SPI0S_INT 64 +#define MUXF_SPI0S_CLK 65 +#define MUXF_SPI0S_EN 66 +#define MUXF_SPI0S_DO 67 +#define MUXF_SPI0S_DI 68 +#define MUXF_SPI1S_INT 69 +#define MUXF_SPI1S_CLK 70 +#define MUXF_SPI1S_EN 71 +#define MUXF_SPI1S_DO 72 +#define MUXF_SPI1S_DI 73 +#define MUXF_SPI2S_INT 74 +#define MUXF_SPI2S_CLK 75 +#define MUXF_SPI2S_EN 76 +#define MUXF_SPI2S_DO 77 +#define MUXF_SPI2S_DI 78 +#define MUXF_SPI3S_INT 79 +#define MUXF_SPI3S_CLK 80 +#define MUXF_SPI3S_EN 81 +#define MUXF_SPI3S_DO 82 +#define MUXF_SPI3S_DI 83 +#define MUXF_I2CM0_CLK 84 +#define MUXF_I2CM0_DAT 85 +#define MUXF_I2CM1_CLK 86 +#define MUXF_I2CM1_DAT 87 +#define MUXF_I2CM2_CLK 88 +#define MUXF_I2CM2_DAT 89 +#define MUXF_I2CM3_CLK 90 +#define MUXF_I2CM3_DAT 91 +#define MUXF_UA1_TX 92 +#define MUXF_UA1_RX 93 +#define MUXF_UA1_CTS 94 +#define MUXF_UA1_RTS 95 +#define MUXF_UA2_TX 96 +#define MUXF_UA2_RX 97 +#define MUXF_UA2_CTS 98 +#define MUXF_UA2_RTS 99 +#define MUXF_UA3_TX 100 +#define MUXF_UA3_RX 101 +#define MUXF_UA3_CTS 102 +#define MUXF_UA3_RTS 103 +#define MUXF_UA4_TX 104 +#define MUXF_UA4_RX 105 +#define MUXF_UA4_CTS 106 +#define MUXF_UA4_RTS 107 +#define MUXF_TIMER0_INT 108 +#define MUXF_TIMER1_INT 109 +#define MUXF_TIMER2_INT 110 +#define MUXF_TIMER3_INT 111 +#define MUXF_GPIO_INT0 112 +#define MUXF_GPIO_INT1 113 +#define MUXF_GPIO_INT2 114 +#define MUXF_GPIO_INT3 115 +#define MUXF_GPIO_INT4 116 +#define MUXF_GPIO_INT5 117 +#define MUXF_GPIO_INT6 118 +#define MUXF_GPIO_INT7 119 + +#define GROP_SPI_FLASH 120 +#define GROP_SPI_FLASH_4BIT 121 +#define GROP_SPI_NAND 122 +#define GROP_CARD0_EMMC 123 +#define GROP_SD_CARD 124 +#define GROP_UA0 125 +#define GROP_ACHIP_DEBUG 126 +#define GROP_ACHIP_UA2AXI 127 +#define GROP_FPGA_IFX 128 +#define GROP_HDMI_TX 129 +#define GROP_AUD_EXT_ADC_IFX0 130 +#define GROP_AUD_EXT_DAC_IFX0 131 +#define GROP_SPDIF_RX 132 +#define GROP_SPDIF_TX 133 +#define GROP_TDMTX_IFX0 134 +#define GROP_TDMRX_IFX0 135 +#define GROP_PDMRX_IFX0 136 +#define GROP_PCM_IEC_TX 137 +#define GROP_LCDIF 138 +#define GROP_DVD_DSP_DEBUG 139 +#define GROP_I2C_DEBUG 140 +#define GROP_I2C_SLAVE 141 +#define GROP_WAKEUP 142 +#define GROP_UART2AXI 143 +#define GROP_USB0_I2C 144 +#define GROP_USB1_I2C 145 +#define GROP_USB0_OTG 146 +#define GROP_USB1_OTG 147 +#define GROP_UPHY0_DEBUG 148 +#define GROP_UPHY1_DEBUG 149 +#define GROP_UPHY0_EXT 150 +#define GROP_PROBE_PORT 151 + +#endif diff --git a/include/dt-bindings/pinctrl/sppctl.h b/include/dt-bindings/pinctrl/sppctl.h new file mode 100644 index 0000000..8bf5457 --- /dev/null +++ b/include/dt-bindings/pinctrl/sppctl.h @@ -0,0 +1,30 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* Sunplus dt-bindings Pinctrl header file + * Copyright (C) Sunplus Tech / Tibbo Tech. + * Author: Dvorkin Dmitry <dvorkin@tibbo.com> + */ + +#ifndef __DT_BINDINGS_PINCTRL_SPPCTL_H__ +#define __DT_BINDINGS_PINCTRL_SPPCTL_H__ + +#define IOP_G_MASTE (0x01 << 0) +#define IOP_G_FIRST (0x01 << 1) + +#define SPPCTL_PCTL_G_PMUX (0x00 | IOP_G_MASTE) +#define SPPCTL_PCTL_G_GPIO (IOP_G_FIRST | IOP_G_MASTE) +#define SPPCTL_PCTL_G_IOPP (IOP_G_FIRST | 0x00) + +#define SPPCTL_PCTL_L_OUT (0x01 << 0) /* Output LOW */ +#define SPPCTL_PCTL_L_OU1 (0x01 << 1) /* Output HIGH */ +#define SPPCTL_PCTL_L_INV (0x01 << 2) /* Input Invert */ +#define SPPCTL_PCTL_L_ONV (0x01 << 3) /* Output Invert */ +#define SPPCTL_PCTL_L_ODR (0x01 << 4) /* Output Open Drain */ + +/* + * pack into 32-bit value: + * pin#(8bit), typ(8bit), function(8bit), flag(8bit) + */ +#define SPPCTL_IOPAD(pin, typ, fun, flg) (((pin) << 24) | ((typ) << 16) | \ + ((fun) << 8) | (flg)) + +#endif -- 2.7.4 ^ permalink raw reply related [flat|nested] 20+ messages in thread
* Re: [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 2021-12-24 7:42 ` [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 Wells Lu @ 2021-12-25 14:48 ` Rob Herring 2021-12-26 12:44 ` Wells Lu 呂芳騰 2021-12-27 16:10 ` Rob Herring 1 sibling, 1 reply; 20+ messages in thread From: Rob Herring @ 2021-12-25 14:48 UTC (permalink / raw) To: Wells Lu Cc: dvorkin, linux-gpio, wells.lu, linux-kernel, devicetree, linux-arm-kernel, linus.walleij, robh+dt On Fri, 24 Dec 2021 15:42:58 +0800, Wells Lu wrote: > Add dt-bindings header files and documentation for Sunplus SP7021 SoC. > > Signed-off-by: Wells Lu <wellslutw@gmail.com> > --- > Changes in V5 > - Removed "GPIOXT2" registers > > .../bindings/pinctrl/sunplus,sp7021-pinctrl.yaml | 373 +++++++++++++++++++++ > MAINTAINERS | 9 + > include/dt-bindings/pinctrl/sppctl-sp7021.h | 171 ++++++++++ > include/dt-bindings/pinctrl/sppctl.h | 30 ++ > 4 files changed, 583 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml > create mode 100644 include/dt-bindings/pinctrl/sppctl-sp7021.h > create mode 100644 include/dt-bindings/pinctrl/sppctl.h > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' on your patch (DT_CHECKER_FLAGS is new in v5.13): yamllint warnings/errors: dtschema/dtc warnings/errors: /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.example.dt.yaml: uart1-pins: 'sunplus,pins' does not match any of the regexes: '^#.*', '^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio),.*', '^(keypad|m25p|max8952|max8997|max8998|mpmc),.*', '^(pinctrl-single|#pinctrl-single|PowerPC),.*', '^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*', '^(simple-audio-card|st-plgpio|st-spics|ts),.*', '^70mai,.*', '^GEFanuc,.*', '^ORCL,.*', '^SUNW,.*', '^[a-zA-Z0-9#_][a-zA-Z0-9+\\-._@]{0,63}$', '^[a-zA-Z0-9+\\-._]*@[0-9a-zA-Z,]*$', '^abb,.*', '^abilis,.*', '^abracon,.*', '^abt,.*', '^acer,.*', '^acme,.*', '^actions,.*', '^active-semi,.*', '^ad,.*', '^adafruit,.*', '^adapteva,.*', '^adaptrum,.*', '^adh,.*', '^adi,.*', '^advantech,.*', '^aeroflexgaisler,.*', '^aesop,.*', '^al,.*', '^alcatel,.*', '^allegro,.*', '^allo,.*', '^allwinner,.*', '^alphascale,.*', '^alps,.*', '^alt,.*', '^altr,.*', '^amarula,.*', '^amazon,.*', '^amcc,.*', '^amd,.*', '^amediatech,.*', '^amlogic,.*', '^ampere,.*', '^ampire,.*', '^ams,.*', '^amstaos,.*', '^analogix,.*', '^andestech,.*', '^anvo,.*', '^apm,.*', '^apple,.*', '^aptina,.*', '^arasan,.*', '^archermind,.*', '^arctic,.*', '^arcx,.*', '^aries,.*', '^arm,.*', '^armadeus,.*', '^arrow,.*', '^artesyn,.*', '^asahi-kasei,.*', '^asc,.*', '^asix,.*', '^aspeed,.*', '^asus,.*', '^atlas,.*', '^atmel,.*', '^auo,.*', '^auvidea,.*', '^avago,.*', '^avia,.*', '^avic,.*', '^avnet,.*', '^awinic,.*', '^axentia,.*', '^axis,.*', '^azoteq,.*', '^azw,.*', '^baikal,.*', '^bananapi,.*', '^beacon,.*', '^beagle,.*', '^bhf,.*', '^bitmain,.*', '^blutek,.*', '^boe,.*', '^bosch,.*', '^boundary,.*', '^brcm,.*', '^broadmobi,.*', '^bticino,.*', '^buffalo,.*', '^bur,.*', '^calamp,.*', '^calaosystems,.*', '^calxeda,.*', '^canaan,.*', '^caninos,.*', '^capella,.*', '^cascoda,.*', '^catalyst,.*', '^cavium,.*', '^cdns,.*', '^cdtech,.*', '^cellwise,.*', '^ceva,.*', '^checkpoint,.*', '^chefree,.*', '^chipidea,.*', '^chipone,.*', '^chipspark,.*', '^chrontel,.*', '^chrp,.*', '^chunghwa,.*', '^chuwi,.*', '^ciaa,.*', '^cirrus,.*', '^cisco,.*', '^cloudengines,.*', '^cnm,.*', '^cnxt,.*', '^colorfly,.*', '^compulab,.*', '^congatec,.*', '^coreriver,.*', '^corpro,.*', '^cortina,.*', '^cosmic,.*', '^crane,.*', '^creative,.*', '^crystalfontz,.*', '^csky,.*', '^csq,.*', '^cubietech,.*', '^cui,.*', '^cypress,.*', '^cznic,.*', '^dallas,.*', '^dataimage,.*', '^davicom,.*', '^dell,.*', '^delta,.*', '^denx,.*', '^devantech,.*', '^dfi,.*', '^dh,.*', '^difrnce,.*', '^digi,.*', '^digilent,.*', '^dioo,.*', '^dlc,.*', '^dlg,.*', '^dlink,.*', '^dmo,.*', '^domintech,.*', '^dongwoon,.*', '^dptechnics,.*', '^dragino,.*', '^ds,.*', '^dserve,.*', '^dynaimage,.*', '^ea,.*', '^ebang,.*', '^ebs-systart,.*', '^ebv,.*', '^eckelmann,.*', '^edimax,.*', '^edt,.*', '^eeti,.*', '^einfochips,.*', '^eink,.*', '^elan,.*', '^element14,.*', '^elgin,.*', '^elida,.*', '^elimo,.*', '^elpida,.*', '^embest,.*', '^emlid,.*', '^emmicro,.*', '^empire-electronix,.*', '^emtrion,.*', '^endless,.*', '^ene,.*', '^energymicro,.*', '^engicam,.*', '^epcos,.*', '^epfl,.*', '^epson,.*', '^esp,.*', '^est,.*', '^ettus,.*', '^eukrea,.*', '^everest,.*', '^everspin,.*', '^evervision,.*', '^exar,.*', '^excito,.*', '^exegin,.*', '^ezchip,.*', '^facebook,.*', '^fairphone,.*', '^faraday,.*', '^fastrax,.*', '^fcs,.*', '^feixin,.*', '^feiyang,.*', '^fii,.*', '^firefly,.*', '^focaltech,.*', '^forlinx,.*', '^frida,.*', '^friendlyarm,.*', '^fsl,.*', '^fujitsu,.*', '^gardena,.*', '^gateworks,.*', '^gcw,.*', '^ge,.*', '^geekbuying,.*', '^gef,.*', '^gemei,.*', '^geniatech,.*', '^giantec,.*', '^giantplus,.*', '^globalscale,.*', '^globaltop,.*', '^gmt,.*', '^goodix,.*', '^google,.*', '^grinn,.*', '^grmn,.*', '^gumstix,.*', '^gw,.*', '^hannstar,.*', '^haoyu,.*', '^hardkernel,.*', '^hideep,.*', '^himax,.*', '^hirschmann,.*', '^hisilicon,.*', '^hit,.*', '^hitex,.*', '^holt,.*', '^holtek,.*', '^honestar,.*', '^honeywell,.*', '^hoperun,.*', '^hp,.*', '^hsg,.*', '^hugsun,.*', '^hwacom,.*', '^hycon,.*', '^hydis,.*', '^hynix,.*', '^hyundai,.*', '^i2se,.*', '^ibm,.*', '^icplus,.*', '^idt,.*', '^ifi,.*', '^ilitek,.*', '^img,.*', '^imi,.*', '^incircuit,.*', '^inet-tek,.*', '^infineon,.*', '^inforce,.*', '^ingenic,.*', '^innolux,.*', '^inside-secure,.*', '^insignal,.*', '^inspur,.*', '^intel,.*', '^intercontrol,.*', '^invensense,.*', '^inversepath,.*', '^iom,.*', '^isee,.*', '^isil,.*', '^issi,.*', '^ite,.*', '^itead,.*', '^itian,.*', '^ivo,.*', '^iwave,.*', '^jdi,.*', '^jedec,.*', '^jesurun,.*', '^jethome,.*', '^jianda,.*', '^kam,.*', '^karo,.*', '^keithkoep,.*', '^keymile,.*', '^khadas,.*', '^kiebackpeter,.*', '^kinetic,.*', '^kingdisplay,.*', '^kingnovel,.*', '^kionix,.*', '^kobo,.*', '^kobol,.*', '^koe,.*', '^kontron,.*', '^kosagi,.*', '^kvg,.*', '^kyo,.*', '^lacie,.*', '^laird,.*', '^lamobo,.*', '^lantiq,.*', '^lattice,.*', '^leadtek,.*', '^leez,.*', '^lego,.*', '^lemaker,.*', '^lenovo,.*', '^lg,.*', '^lgphilips,.*', '^libretech,.*', '^licheepi,.*', '^linaro,.*', '^linksprite,.*', '^linksys,.*', '^linutronix,.*', '^linux,.*', '^linx,.*', '^liteon,.*', '^litex,.*', '^lltc,.*', '^logicpd,.*', '^logictechno,.*', '^longcheer,.*', '^lontium,.*', '^loongson,.*', '^lsi,.*', '^lwn,.*', '^lxa,.*', '^m5stack,.*', '^macnica,.*', '^mantix,.*', '^mapleboard,.*', '^marvell,.*', '^maxbotix,.*', '^maxim,.*', '^mbvl,.*', '^mcube,.*', '^meas,.*', '^mecer,.*', '^mediatek,.*', '^megachips,.*', '^mele,.*', '^melexis,.*', '^melfas,.*', '^mellanox,.*', '^memsic,.*', '^menlo,.*', '^mentor,.*', '^meraki,.*', '^merrii,.*', '^micrel,.*', '^microchip,.*', '^microcrystal,.*', '^micron,.*', '^microsoft,.*', '^microsys,.*', '^mikroe,.*', '^mikrotik,.*', '^miniand,.*', '^minix,.*', '^miramems,.*', '^mitsubishi,.*', '^mntre,.*', '^modtronix,.*', '^mosaixtech,.*', '^motorola,.*', '^moxa,.*', '^mpl,.*', '^mps,.*', '^mqmaker,.*', '^mrvl,.*', '^mscc,.*', '^msi,.*', '^mstar,.*', '^mti,.*', '^multi-inno,.*', '^mundoreader,.*', '^murata,.*', '^mxicy,.*', '^myir,.*', '^national,.*', '^nec,.*', '^neonode,.*', '^netgear,.*', '^netlogic,.*', '^netron-dy,.*', '^netronix,.*', '^netxeon,.*', '^neweast,.*', '^newhaven,.*', '^nexbox,.*', '^nextthing,.*', '^ni,.*', '^nintendo,.*', '^nlt,.*', '^nokia,.*', '^nordic,.*', '^novtech,.*', '^nutsboard,.*', '^nuvoton,.*', '^nvd,.*', '^nvidia,.*', '^nxp,.*', '^oceanic,.*', '^oct,.*', '^okaya,.*', '^oki,.*', '^olimex,.*', '^olpc,.*', '^onion,.*', '^onnn,.*', '^ontat,.*', '^opalkelly,.*', '^opencores,.*', '^openembed,.*', '^openrisc,.*', '^option,.*', '^oranth,.*', '^orisetech,.*', '^ortustech,.*', '^osddisplays,.*', '^ouya,.*', '^overkiz,.*', '^ovti,.*', '^oxsemi,.*', '^ozzmaker,.*', '^panasonic,.*', '^parade,.*', '^parallax,.*', '^pda,.*', '^pericom,.*', '^pervasive,.*', '^phicomm,.*', '^phytec,.*', '^picochip,.*', '^pine64,.*', '^pineriver,.*', '^pixcir,.*', '^plantower,.*', '^plathome,.*', '^plda,.*', '^plx,.*', '^ply,.*', '^pni,.*', '^pocketbook,.*', '^polaroid,.*', '^portwell,.*', '^poslab,.*', '^pov,.*', '^powertip,.*', '^powervr,.*', '^primux,.*', '^probox2,.*', '^prt,.*', '^pulsedlight,.*', '^purism,.*', '^qca,.*', '^qcom,.*', '^qemu,.*', '^qi,.*', '^qiaodian,.*', '^qihua,.*', '^qishenglong,.*', '^qnap,.*', '^radxa,.*', '^raidsonic,.*', '^ralink,.*', '^ramtron,.*', '^raspberrypi,.*', '^raydium,.*', '^rda,.*', '^realtek,.*', '^remarkable,.*', '^renesas,.*', '^rervision,.*', '^revotics,.*', '^rex,.*', '^richtek,.*', '^ricoh,.*', '^rikomagic,.*', '^riot,.*', '^riscv,.*', '^rockchip,.*', '^rocktech,.*', '^rohm,.*', '^ronbo,.*', '^roofull,.*', '^roseapplepi,.*', '^samsung,.*', '^samtec,.*', '^sancloud,.*', '^sandisk,.*', '^satoz,.*', '^sbs,.*', '^schindler,.*', '^seagate,.*', '^seeed,.*', '^seirobotics,.*', '^semtech,.*', '^senseair,.*', '^sensirion,.*', '^sensortek,.*', '^sff,.*', '^sgd,.*', '^sgmicro,.*', '^sgx,.*', '^sharp,.*', '^shimafuji,.*', '^shiratech,.*', '^si-en,.*', '^si-linux,.*', '^siemens,.*', '^sifive,.*', '^sigma,.*', '^sii,.*', '^sil,.*', '^silabs,.*', '^silead,.*', '^silergy,.*', '^silex-insight,.*', '^siliconfile,.*', '^siliconmitus,.*', '^silvaco,.*', '^simtek,.*', '^sinlinx,.*', '^sinovoip,.*', '^sipeed,.*', '^sirf,.*', '^sis,.*', '^sitronix,.*', '^skov,.*', '^skyworks,.*', '^smartlabs,.*', '^smsc,.*', '^snps,.*', '^sochip,.*', '^socionext,.*', '^solidrun,.*', '^solomon,.*', '^sony,.*', '^spansion,.*', '^sparkfun,.*', '^spinalhdl,.*', '^sprd,.*', '^ssi,.*', '^sst,.*', '^sstar,.*', '^st,.*', '^st-ericsson,.*', '^starfive,.*', '^starry,.*', '^startek,.*', '^ste,.*', '^stericsson,.*', '^storlink,.*', '^storm,.*', '^summit,.*', '^sunchip,.*', '^supermicro,.*', '^swir,.*', '^syna,.*', '^synology,.*', '^tbs,.*', '^tbs-biometrics,.*', '^tcg,.*', '^tcl,.*', '^tcs,.*', '^tdo,.*', '^technexion,.*', '^technologic,.*', '^techstar,.*', '^teltonika,.*', '^tempo,.*', '^terasic,.*', '^tfc,.*', '^thine,.*', '^thingyjp,.*', '^ti,.*', '^tianma,.*', '^tlm,.*', '^tmt,.*', '^topeet,.*', '^topic,.*', '^toppoly,.*', '^topwise,.*', '^toradex,.*', '^toshiba,.*', '^toumaz,.*', '^tpk,.*', '^tplink,.*', '^tpo,.*', '^tq,.*', '^traverse,.*', '^tronfy,.*', '^tronsmart,.*', '^truly,.*', '^tsd,.*', '^tyan,.*', '^u-blox,.*', '^u-boot,.*', '^ubnt,.*', '^ucrobotics,.*', '^udoo,.*', '^ugoos,.*', '^uniwest,.*', '^upisemi,.*', '^urt,.*', '^usi,.*', '^utoo,.*', '^v3,.*', '^vaisala,.*', '^vamrs,.*', '^variscite,.*', '^vdl,.*', '^via,.*', '^videostrong,.*', '^virtio,.*', '^virtual,.*', '^vishay,.*', '^visionox,.*', '^vitesse,.*', '^vivante,.*', '^vivax,.*', '^vocore,.*', '^voipac,.*', '^vot,.*', '^vxt,.*', '^wand,.*', '^waveshare,.*', '^wd,.*', '^we,.*', '^welltech,.*', '^wetek,.*', '^wexler,.*', '^whwave,.*', '^wi2wi,.*', '^wiligear,.*', '^winbond,.*', '^winstar,.*', '^wits,.*', '^wlf,.*', '^wm,.*', '^wobo,.*', '^x-powers,.*', '^xes,.*', '^xiaomi,.*', '^xillybus,.*', '^xingbangda,.*', '^xinpeng,.*', '^xiphera,.*', '^xlnx,.*', '^xnano,.*', '^xunlong,.*', '^xylon,.*', '^yamaha,.*', '^yes-optoelectronics,.*', '^yic,.*', '^ylm,.*', '^yna,.*', '^yones-toptech,.*', '^ys,.*', '^ysoft,.*', '^zarlink,.*', '^zealz,.*', '^zeitec,.*', '^zidoo,.*', '^zii,.*', '^zinitix,.*', '^zkmagic,.*', '^zte,.*', '^zyxel,.*' From schema: /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/vendor-prefixes.yaml /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.example.dt.yaml: uart2-pins: 'sunplus,pins' does not match any of the regexes: '^#.*', '^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio),.*', '^(keypad|m25p|max8952|max8997|max8998|mpmc),.*', '^(pinctrl-single|#pinctrl-single|PowerPC),.*', '^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*', '^(simple-audio-card|st-plgpio|st-spics|ts),.*', '^70mai,.*', '^GEFanuc,.*', '^ORCL,.*', '^SUNW,.*', '^[a-zA-Z0-9#_][a-zA-Z0-9+\\-._@]{0,63}$', '^[a-zA-Z0-9+\\-._]*@[0-9a-zA-Z,]*$', '^abb,.*', '^abilis,.*', '^abracon,.*', '^abt,.*', '^acer,.*', '^acme,.*', '^actions,.*', '^active-semi,.*', '^ad,.*', '^adafruit,.*', '^adapteva,.*', '^adaptrum,.*', '^adh,.*', '^adi,.*', '^advantech,.*', '^aeroflexgaisler,.*', '^aesop,.*', '^al,.*', '^alcatel,.*', '^allegro,.*', '^allo,.*', '^allwinner,.*', '^alphascale,.*', '^alps,.*', '^alt,.*', '^altr,.*', '^amarula,.*', '^amazon,.*', '^amcc,.*', '^amd,.*', '^amediatech,.*', '^amlogic,.*', '^ampere,.*', '^ampire,.*', '^ams,.*', '^amstaos,.*', '^analogix,.*', '^andestech,.*', '^anvo,.*', '^apm,.*', '^apple,.*', '^aptina,.*', '^arasan,.*', '^archermind,.*', '^arctic,.*', '^arcx,.*', '^aries,.*', '^arm,.*', '^armadeus,.*', '^arrow,.*', '^artesyn,.*', '^asahi-kasei,.*', '^asc,.*', '^asix,.*', '^aspeed,.*', '^asus,.*', '^atlas,.*', '^atmel,.*', '^auo,.*', '^auvidea,.*', '^avago,.*', '^avia,.*', '^avic,.*', '^avnet,.*', '^awinic,.*', '^axentia,.*', '^axis,.*', '^azoteq,.*', '^azw,.*', '^baikal,.*', '^bananapi,.*', '^beacon,.*', '^beagle,.*', '^bhf,.*', '^bitmain,.*', '^blutek,.*', '^boe,.*', '^bosch,.*', '^boundary,.*', '^brcm,.*', '^broadmobi,.*', '^bticino,.*', '^buffalo,.*', '^bur,.*', '^calamp,.*', '^calaosystems,.*', '^calxeda,.*', '^canaan,.*', '^caninos,.*', '^capella,.*', '^cascoda,.*', '^catalyst,.*', '^cavium,.*', '^cdns,.*', '^cdtech,.*', '^cellwise,.*', '^ceva,.*', '^checkpoint,.*', '^chefree,.*', '^chipidea,.*', '^chipone,.*', '^chipspark,.*', '^chrontel,.*', '^chrp,.*', '^chunghwa,.*', '^chuwi,.*', '^ciaa,.*', '^cirrus,.*', '^cisco,.*', '^cloudengines,.*', '^cnm,.*', '^cnxt,.*', '^colorfly,.*', '^compulab,.*', '^congatec,.*', '^coreriver,.*', '^corpro,.*', '^cortina,.*', '^cosmic,.*', '^crane,.*', '^creative,.*', '^crystalfontz,.*', '^csky,.*', '^csq,.*', '^cubietech,.*', '^cui,.*', '^cypress,.*', '^cznic,.*', '^dallas,.*', '^dataimage,.*', '^davicom,.*', '^dell,.*', '^delta,.*', '^denx,.*', '^devantech,.*', '^dfi,.*', '^dh,.*', '^difrnce,.*', '^digi,.*', '^digilent,.*', '^dioo,.*', '^dlc,.*', '^dlg,.*', '^dlink,.*', '^dmo,.*', '^domintech,.*', '^dongwoon,.*', '^dptechnics,.*', '^dragino,.*', '^ds,.*', '^dserve,.*', '^dynaimage,.*', '^ea,.*', '^ebang,.*', '^ebs-systart,.*', '^ebv,.*', '^eckelmann,.*', '^edimax,.*', '^edt,.*', '^eeti,.*', '^einfochips,.*', '^eink,.*', '^elan,.*', '^element14,.*', '^elgin,.*', '^elida,.*', '^elimo,.*', '^elpida,.*', '^embest,.*', '^emlid,.*', '^emmicro,.*', '^empire-electronix,.*', '^emtrion,.*', '^endless,.*', '^ene,.*', '^energymicro,.*', '^engicam,.*', '^epcos,.*', '^epfl,.*', '^epson,.*', '^esp,.*', '^est,.*', '^ettus,.*', '^eukrea,.*', '^everest,.*', '^everspin,.*', '^evervision,.*', '^exar,.*', '^excito,.*', '^exegin,.*', '^ezchip,.*', '^facebook,.*', '^fairphone,.*', '^faraday,.*', '^fastrax,.*', '^fcs,.*', '^feixin,.*', '^feiyang,.*', '^fii,.*', '^firefly,.*', '^focaltech,.*', '^forlinx,.*', '^frida,.*', '^friendlyarm,.*', '^fsl,.*', '^fujitsu,.*', '^gardena,.*', '^gateworks,.*', '^gcw,.*', '^ge,.*', '^geekbuying,.*', '^gef,.*', '^gemei,.*', '^geniatech,.*', '^giantec,.*', '^giantplus,.*', '^globalscale,.*', '^globaltop,.*', '^gmt,.*', '^goodix,.*', '^google,.*', '^grinn,.*', '^grmn,.*', '^gumstix,.*', '^gw,.*', '^hannstar,.*', '^haoyu,.*', '^hardkernel,.*', '^hideep,.*', '^himax,.*', '^hirschmann,.*', '^hisilicon,.*', '^hit,.*', '^hitex,.*', '^holt,.*', '^holtek,.*', '^honestar,.*', '^honeywell,.*', '^hoperun,.*', '^hp,.*', '^hsg,.*', '^hugsun,.*', '^hwacom,.*', '^hycon,.*', '^hydis,.*', '^hynix,.*', '^hyundai,.*', '^i2se,.*', '^ibm,.*', '^icplus,.*', '^idt,.*', '^ifi,.*', '^ilitek,.*', '^img,.*', '^imi,.*', '^incircuit,.*', '^inet-tek,.*', '^infineon,.*', '^inforce,.*', '^ingenic,.*', '^innolux,.*', '^inside-secure,.*', '^insignal,.*', '^inspur,.*', '^intel,.*', '^intercontrol,.*', '^invensense,.*', '^inversepath,.*', '^iom,.*', '^isee,.*', '^isil,.*', '^issi,.*', '^ite,.*', '^itead,.*', '^itian,.*', '^ivo,.*', '^iwave,.*', '^jdi,.*', '^jedec,.*', '^jesurun,.*', '^jethome,.*', '^jianda,.*', '^kam,.*', '^karo,.*', '^keithkoep,.*', '^keymile,.*', '^khadas,.*', '^kiebackpeter,.*', '^kinetic,.*', '^kingdisplay,.*', '^kingnovel,.*', '^kionix,.*', '^kobo,.*', '^kobol,.*', '^koe,.*', '^kontron,.*', '^kosagi,.*', '^kvg,.*', '^kyo,.*', '^lacie,.*', '^laird,.*', '^lamobo,.*', '^lantiq,.*', '^lattice,.*', '^leadtek,.*', '^leez,.*', '^lego,.*', '^lemaker,.*', '^lenovo,.*', '^lg,.*', '^lgphilips,.*', '^libretech,.*', '^licheepi,.*', '^linaro,.*', '^linksprite,.*', '^linksys,.*', '^linutronix,.*', '^linux,.*', '^linx,.*', '^liteon,.*', '^litex,.*', '^lltc,.*', '^logicpd,.*', '^logictechno,.*', '^longcheer,.*', '^lontium,.*', '^loongson,.*', '^lsi,.*', '^lwn,.*', '^lxa,.*', '^m5stack,.*', '^macnica,.*', '^mantix,.*', '^mapleboard,.*', '^marvell,.*', '^maxbotix,.*', '^maxim,.*', '^mbvl,.*', '^mcube,.*', '^meas,.*', '^mecer,.*', '^mediatek,.*', '^megachips,.*', '^mele,.*', '^melexis,.*', '^melfas,.*', '^mellanox,.*', '^memsic,.*', '^menlo,.*', '^mentor,.*', '^meraki,.*', '^merrii,.*', '^micrel,.*', '^microchip,.*', '^microcrystal,.*', '^micron,.*', '^microsoft,.*', '^microsys,.*', '^mikroe,.*', '^mikrotik,.*', '^miniand,.*', '^minix,.*', '^miramems,.*', '^mitsubishi,.*', '^mntre,.*', '^modtronix,.*', '^mosaixtech,.*', '^motorola,.*', '^moxa,.*', '^mpl,.*', '^mps,.*', '^mqmaker,.*', '^mrvl,.*', '^mscc,.*', '^msi,.*', '^mstar,.*', '^mti,.*', '^multi-inno,.*', '^mundoreader,.*', '^murata,.*', '^mxicy,.*', '^myir,.*', '^national,.*', '^nec,.*', '^neonode,.*', '^netgear,.*', '^netlogic,.*', '^netron-dy,.*', '^netronix,.*', '^netxeon,.*', '^neweast,.*', '^newhaven,.*', '^nexbox,.*', '^nextthing,.*', '^ni,.*', '^nintendo,.*', '^nlt,.*', '^nokia,.*', '^nordic,.*', '^novtech,.*', '^nutsboard,.*', '^nuvoton,.*', '^nvd,.*', '^nvidia,.*', '^nxp,.*', '^oceanic,.*', '^oct,.*', '^okaya,.*', '^oki,.*', '^olimex,.*', '^olpc,.*', '^onion,.*', '^onnn,.*', '^ontat,.*', '^opalkelly,.*', '^opencores,.*', '^openembed,.*', '^openrisc,.*', '^option,.*', '^oranth,.*', '^orisetech,.*', '^ortustech,.*', '^osddisplays,.*', '^ouya,.*', '^overkiz,.*', '^ovti,.*', '^oxsemi,.*', '^ozzmaker,.*', '^panasonic,.*', '^parade,.*', '^parallax,.*', '^pda,.*', '^pericom,.*', '^pervasive,.*', '^phicomm,.*', '^phytec,.*', '^picochip,.*', '^pine64,.*', '^pineriver,.*', '^pixcir,.*', '^plantower,.*', '^plathome,.*', '^plda,.*', '^plx,.*', '^ply,.*', '^pni,.*', '^pocketbook,.*', '^polaroid,.*', '^portwell,.*', '^poslab,.*', '^pov,.*', '^powertip,.*', '^powervr,.*', '^primux,.*', '^probox2,.*', '^prt,.*', '^pulsedlight,.*', '^purism,.*', '^qca,.*', '^qcom,.*', '^qemu,.*', '^qi,.*', '^qiaodian,.*', '^qihua,.*', '^qishenglong,.*', '^qnap,.*', '^radxa,.*', '^raidsonic,.*', '^ralink,.*', '^ramtron,.*', '^raspberrypi,.*', '^raydium,.*', '^rda,.*', '^realtek,.*', '^remarkable,.*', '^renesas,.*', '^rervision,.*', '^revotics,.*', '^rex,.*', '^richtek,.*', '^ricoh,.*', '^rikomagic,.*', '^riot,.*', '^riscv,.*', '^rockchip,.*', '^rocktech,.*', '^rohm,.*', '^ronbo,.*', '^roofull,.*', '^roseapplepi,.*', '^samsung,.*', '^samtec,.*', '^sancloud,.*', '^sandisk,.*', '^satoz,.*', '^sbs,.*', '^schindler,.*', '^seagate,.*', '^seeed,.*', '^seirobotics,.*', '^semtech,.*', '^senseair,.*', '^sensirion,.*', '^sensortek,.*', '^sff,.*', '^sgd,.*', '^sgmicro,.*', '^sgx,.*', '^sharp,.*', '^shimafuji,.*', '^shiratech,.*', '^si-en,.*', '^si-linux,.*', '^siemens,.*', '^sifive,.*', '^sigma,.*', '^sii,.*', '^sil,.*', '^silabs,.*', '^silead,.*', '^silergy,.*', '^silex-insight,.*', '^siliconfile,.*', '^siliconmitus,.*', '^silvaco,.*', '^simtek,.*', '^sinlinx,.*', '^sinovoip,.*', '^sipeed,.*', '^sirf,.*', '^sis,.*', '^sitronix,.*', '^skov,.*', '^skyworks,.*', '^smartlabs,.*', '^smsc,.*', '^snps,.*', '^sochip,.*', '^socionext,.*', '^solidrun,.*', '^solomon,.*', '^sony,.*', '^spansion,.*', '^sparkfun,.*', '^spinalhdl,.*', '^sprd,.*', '^ssi,.*', '^sst,.*', '^sstar,.*', '^st,.*', '^st-ericsson,.*', '^starfive,.*', '^starry,.*', '^startek,.*', '^ste,.*', '^stericsson,.*', '^storlink,.*', '^storm,.*', '^summit,.*', '^sunchip,.*', '^supermicro,.*', '^swir,.*', '^syna,.*', '^synology,.*', '^tbs,.*', '^tbs-biometrics,.*', '^tcg,.*', '^tcl,.*', '^tcs,.*', '^tdo,.*', '^technexion,.*', '^technologic,.*', '^techstar,.*', '^teltonika,.*', '^tempo,.*', '^terasic,.*', '^tfc,.*', '^thine,.*', '^thingyjp,.*', '^ti,.*', '^tianma,.*', '^tlm,.*', '^tmt,.*', '^topeet,.*', '^topic,.*', '^toppoly,.*', '^topwise,.*', '^toradex,.*', '^toshiba,.*', '^toumaz,.*', '^tpk,.*', '^tplink,.*', '^tpo,.*', '^tq,.*', '^traverse,.*', '^tronfy,.*', '^tronsmart,.*', '^truly,.*', '^tsd,.*', '^tyan,.*', '^u-blox,.*', '^u-boot,.*', '^ubnt,.*', '^ucrobotics,.*', '^udoo,.*', '^ugoos,.*', '^uniwest,.*', '^upisemi,.*', '^urt,.*', '^usi,.*', '^utoo,.*', '^v3,.*', '^vaisala,.*', '^vamrs,.*', '^variscite,.*', '^vdl,.*', '^via,.*', '^videostrong,.*', '^virtio,.*', '^virtual,.*', '^vishay,.*', '^visionox,.*', '^vitesse,.*', '^vivante,.*', '^vivax,.*', '^vocore,.*', '^voipac,.*', '^vot,.*', '^vxt,.*', '^wand,.*', '^waveshare,.*', '^wd,.*', '^we,.*', '^welltech,.*', '^wetek,.*', '^wexler,.*', '^whwave,.*', '^wi2wi,.*', '^wiligear,.*', '^winbond,.*', '^winstar,.*', '^wits,.*', '^wlf,.*', '^wm,.*', '^wobo,.*', '^x-powers,.*', '^xes,.*', '^xiaomi,.*', '^xillybus,.*', '^xingbangda,.*', '^xinpeng,.*', '^xiphera,.*', '^xlnx,.*', '^xnano,.*', '^xunlong,.*', '^xylon,.*', '^yamaha,.*', '^yes-optoelectronics,.*', '^yic,.*', '^ylm,.*', '^yna,.*', '^yones-toptech,.*', '^ys,.*', '^ysoft,.*', '^zarlink,.*', '^zealz,.*', '^zeitec,.*', '^zidoo,.*', '^zii,.*', '^zinitix,.*', '^zkmagic,.*', '^zte,.*', '^zyxel,.*' From schema: /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/vendor-prefixes.yaml /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.example.dt.yaml: sdcard-pins: 'sunplus,pins' does not match any of the regexes: '^#.*', '^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio),.*', '^(keypad|m25p|max8952|max8997|max8998|mpmc),.*', '^(pinctrl-single|#pinctrl-single|PowerPC),.*', '^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*', '^(simple-audio-card|st-plgpio|st-spics|ts),.*', '^70mai,.*', '^GEFanuc,.*', '^ORCL,.*', '^SUNW,.*', '^[a-zA-Z0-9#_][a-zA-Z0-9+\\-._@]{0,63}$', '^[a-zA-Z0-9+\\-._]*@[0-9a-zA-Z,]*$', '^abb,.*', '^abilis,.*', '^abracon,.*', '^abt,.*', '^acer,.*', '^acme,.*', '^actions,.*', '^active-semi,.*', '^ad,.*', '^adafruit,.*', '^adapteva,.*', '^adaptrum,.*', '^adh,.*', '^adi,.*', '^advantech,.*', '^aeroflexgaisler,.*', '^aesop,.*', '^al,.*', '^alcatel,.*', '^allegro,.*', '^allo,.*', '^allwinner,.*', '^alphascale,.*', '^alps,.*', '^alt,.*', '^altr,.*', '^amarula,.*', '^amazon,.*', '^amcc,.*', '^amd,.*', '^amediatech,.*', '^amlogic,.*', '^ampere,.*', '^ampire,.*', '^ams,.*', '^amstaos,.*', '^analogix,.*', '^andestech,.*', '^anvo,.*', '^apm,.*', '^apple,.*', '^aptina,.*', '^arasan,.*', '^archermind,.*', '^arctic,.*', '^arcx,.*', '^aries,.*', '^arm,.*', '^armadeus,.*', '^arrow,.*', '^artesyn,.*', '^asahi-kasei,.*', '^asc,.*', '^asix,.*', '^aspeed,.*', '^asus,.*', '^atlas,.*', '^atmel,.*', '^auo,.*', '^auvidea,.*', '^avago,.*', '^avia,.*', '^avic,.*', '^avnet,.*', '^awinic,.*', '^axentia,.*', '^axis,.*', '^azoteq,.*', '^azw,.*', '^baikal,.*', '^bananapi,.*', '^beacon,.*', '^beagle,.*', '^bhf,.*', '^bitmain,.*', '^blutek,.*', '^boe,.*', '^bosch,.*', '^boundary,.*', '^brcm,.*', '^broadmobi,.*', '^bticino,.*', '^buffalo,.*', '^bur,.*', '^calamp,.*', '^calaosystems,.*', '^calxeda,.*', '^canaan,.*', '^caninos,.*', '^capella,.*', '^cascoda,.*', '^catalyst,.*', '^cavium,.*', '^cdns,.*', '^cdtech,.*', '^cellwise,.*', '^ceva,.*', '^checkpoint,.*', '^chefree,.*', '^chipidea,.*', '^chipone,.*', '^chipspark,.*', '^chrontel,.*', '^chrp,.*', '^chunghwa,.*', '^chuwi,.*', '^ciaa,.*', '^cirrus,.*', '^cisco,.*', '^cloudengines,.*', '^cnm,.*', '^cnxt,.*', '^colorfly,.*', '^compulab,.*', '^congatec,.*', '^coreriver,.*', '^corpro,.*', '^cortina,.*', '^cosmic,.*', '^crane,.*', '^creative,.*', '^crystalfontz,.*', '^csky,.*', '^csq,.*', '^cubietech,.*', '^cui,.*', '^cypress,.*', '^cznic,.*', '^dallas,.*', '^dataimage,.*', '^davicom,.*', '^dell,.*', '^delta,.*', '^denx,.*', '^devantech,.*', '^dfi,.*', '^dh,.*', '^difrnce,.*', '^digi,.*', '^digilent,.*', '^dioo,.*', '^dlc,.*', '^dlg,.*', '^dlink,.*', '^dmo,.*', '^domintech,.*', '^dongwoon,.*', '^dptechnics,.*', '^dragino,.*', '^ds,.*', '^dserve,.*', '^dynaimage,.*', '^ea,.*', '^ebang,.*', '^ebs-systart,.*', '^ebv,.*', '^eckelmann,.*', '^edimax,.*', '^edt,.*', '^eeti,.*', '^einfochips,.*', '^eink,.*', '^elan,.*', '^element14,.*', '^elgin,.*', '^elida,.*', '^elimo,.*', '^elpida,.*', '^embest,.*', '^emlid,.*', '^emmicro,.*', '^empire-electronix,.*', '^emtrion,.*', '^endless,.*', '^ene,.*', '^energymicro,.*', '^engicam,.*', '^epcos,.*', '^epfl,.*', '^epson,.*', '^esp,.*', '^est,.*', '^ettus,.*', '^eukrea,.*', '^everest,.*', '^everspin,.*', '^evervision,.*', '^exar,.*', '^excito,.*', '^exegin,.*', '^ezchip,.*', '^facebook,.*', '^fairphone,.*', '^faraday,.*', '^fastrax,.*', '^fcs,.*', '^feixin,.*', '^feiyang,.*', '^fii,.*', '^firefly,.*', '^focaltech,.*', '^forlinx,.*', '^frida,.*', '^friendlyarm,.*', '^fsl,.*', '^fujitsu,.*', '^gardena,.*', '^gateworks,.*', '^gcw,.*', '^ge,.*', '^geekbuying,.*', '^gef,.*', '^gemei,.*', '^geniatech,.*', '^giantec,.*', '^giantplus,.*', '^globalscale,.*', '^globaltop,.*', '^gmt,.*', '^goodix,.*', '^google,.*', '^grinn,.*', '^grmn,.*', '^gumstix,.*', '^gw,.*', '^hannstar,.*', '^haoyu,.*', '^hardkernel,.*', '^hideep,.*', '^himax,.*', '^hirschmann,.*', '^hisilicon,.*', '^hit,.*', '^hitex,.*', '^holt,.*', '^holtek,.*', '^honestar,.*', '^honeywell,.*', '^hoperun,.*', '^hp,.*', '^hsg,.*', '^hugsun,.*', '^hwacom,.*', '^hycon,.*', '^hydis,.*', '^hynix,.*', '^hyundai,.*', '^i2se,.*', '^ibm,.*', '^icplus,.*', '^idt,.*', '^ifi,.*', '^ilitek,.*', '^img,.*', '^imi,.*', '^incircuit,.*', '^inet-tek,.*', '^infineon,.*', '^inforce,.*', '^ingenic,.*', '^innolux,.*', '^inside-secure,.*', '^insignal,.*', '^inspur,.*', '^intel,.*', '^intercontrol,.*', '^invensense,.*', '^inversepath,.*', '^iom,.*', '^isee,.*', '^isil,.*', '^issi,.*', '^ite,.*', '^itead,.*', '^itian,.*', '^ivo,.*', '^iwave,.*', '^jdi,.*', '^jedec,.*', '^jesurun,.*', '^jethome,.*', '^jianda,.*', '^kam,.*', '^karo,.*', '^keithkoep,.*', '^keymile,.*', '^khadas,.*', '^kiebackpeter,.*', '^kinetic,.*', '^kingdisplay,.*', '^kingnovel,.*', '^kionix,.*', '^kobo,.*', '^kobol,.*', '^koe,.*', '^kontron,.*', '^kosagi,.*', '^kvg,.*', '^kyo,.*', '^lacie,.*', '^laird,.*', '^lamobo,.*', '^lantiq,.*', '^lattice,.*', '^leadtek,.*', '^leez,.*', '^lego,.*', '^lemaker,.*', '^lenovo,.*', '^lg,.*', '^lgphilips,.*', '^libretech,.*', '^licheepi,.*', '^linaro,.*', '^linksprite,.*', '^linksys,.*', '^linutronix,.*', '^linux,.*', '^linx,.*', '^liteon,.*', '^litex,.*', '^lltc,.*', '^logicpd,.*', '^logictechno,.*', '^longcheer,.*', '^lontium,.*', '^loongson,.*', '^lsi,.*', '^lwn,.*', '^lxa,.*', '^m5stack,.*', '^macnica,.*', '^mantix,.*', '^mapleboard,.*', '^marvell,.*', '^maxbotix,.*', '^maxim,.*', '^mbvl,.*', '^mcube,.*', '^meas,.*', '^mecer,.*', '^mediatek,.*', '^megachips,.*', '^mele,.*', '^melexis,.*', '^melfas,.*', '^mellanox,.*', '^memsic,.*', '^menlo,.*', '^mentor,.*', '^meraki,.*', '^merrii,.*', '^micrel,.*', '^microchip,.*', '^microcrystal,.*', '^micron,.*', '^microsoft,.*', '^microsys,.*', '^mikroe,.*', '^mikrotik,.*', '^miniand,.*', '^minix,.*', '^miramems,.*', '^mitsubishi,.*', '^mntre,.*', '^modtronix,.*', '^mosaixtech,.*', '^motorola,.*', '^moxa,.*', '^mpl,.*', '^mps,.*', '^mqmaker,.*', '^mrvl,.*', '^mscc,.*', '^msi,.*', '^mstar,.*', '^mti,.*', '^multi-inno,.*', '^mundoreader,.*', '^murata,.*', '^mxicy,.*', '^myir,.*', '^national,.*', '^nec,.*', '^neonode,.*', '^netgear,.*', '^netlogic,.*', '^netron-dy,.*', '^netronix,.*', '^netxeon,.*', '^neweast,.*', '^newhaven,.*', '^nexbox,.*', '^nextthing,.*', '^ni,.*', '^nintendo,.*', '^nlt,.*', '^nokia,.*', '^nordic,.*', '^novtech,.*', '^nutsboard,.*', '^nuvoton,.*', '^nvd,.*', '^nvidia,.*', '^nxp,.*', '^oceanic,.*', '^oct,.*', '^okaya,.*', '^oki,.*', '^olimex,.*', '^olpc,.*', '^onion,.*', '^onnn,.*', '^ontat,.*', '^opalkelly,.*', '^opencores,.*', '^openembed,.*', '^openrisc,.*', '^option,.*', '^oranth,.*', '^orisetech,.*', '^ortustech,.*', '^osddisplays,.*', '^ouya,.*', '^overkiz,.*', '^ovti,.*', '^oxsemi,.*', '^ozzmaker,.*', '^panasonic,.*', '^parade,.*', '^parallax,.*', '^pda,.*', '^pericom,.*', '^pervasive,.*', '^phicomm,.*', '^phytec,.*', '^picochip,.*', '^pine64,.*', '^pineriver,.*', '^pixcir,.*', '^plantower,.*', '^plathome,.*', '^plda,.*', '^plx,.*', '^ply,.*', '^pni,.*', '^pocketbook,.*', '^polaroid,.*', '^portwell,.*', '^poslab,.*', '^pov,.*', '^powertip,.*', '^powervr,.*', '^primux,.*', '^probox2,.*', '^prt,.*', '^pulsedlight,.*', '^purism,.*', '^qca,.*', '^qcom,.*', '^qemu,.*', '^qi,.*', '^qiaodian,.*', '^qihua,.*', '^qishenglong,.*', '^qnap,.*', '^radxa,.*', '^raidsonic,.*', '^ralink,.*', '^ramtron,.*', '^raspberrypi,.*', '^raydium,.*', '^rda,.*', '^realtek,.*', '^remarkable,.*', '^renesas,.*', '^rervision,.*', '^revotics,.*', '^rex,.*', '^richtek,.*', '^ricoh,.*', '^rikomagic,.*', '^riot,.*', '^riscv,.*', '^rockchip,.*', '^rocktech,.*', '^rohm,.*', '^ronbo,.*', '^roofull,.*', '^roseapplepi,.*', '^samsung,.*', '^samtec,.*', '^sancloud,.*', '^sandisk,.*', '^satoz,.*', '^sbs,.*', '^schindler,.*', '^seagate,.*', '^seeed,.*', '^seirobotics,.*', '^semtech,.*', '^senseair,.*', '^sensirion,.*', '^sensortek,.*', '^sff,.*', '^sgd,.*', '^sgmicro,.*', '^sgx,.*', '^sharp,.*', '^shimafuji,.*', '^shiratech,.*', '^si-en,.*', '^si-linux,.*', '^siemens,.*', '^sifive,.*', '^sigma,.*', '^sii,.*', '^sil,.*', '^silabs,.*', '^silead,.*', '^silergy,.*', '^silex-insight,.*', '^siliconfile,.*', '^siliconmitus,.*', '^silvaco,.*', '^simtek,.*', '^sinlinx,.*', '^sinovoip,.*', '^sipeed,.*', '^sirf,.*', '^sis,.*', '^sitronix,.*', '^skov,.*', '^skyworks,.*', '^smartlabs,.*', '^smsc,.*', '^snps,.*', '^sochip,.*', '^socionext,.*', '^solidrun,.*', '^solomon,.*', '^sony,.*', '^spansion,.*', '^sparkfun,.*', '^spinalhdl,.*', '^sprd,.*', '^ssi,.*', '^sst,.*', '^sstar,.*', '^st,.*', '^st-ericsson,.*', '^starfive,.*', '^starry,.*', '^startek,.*', '^ste,.*', '^stericsson,.*', '^storlink,.*', '^storm,.*', '^summit,.*', '^sunchip,.*', '^supermicro,.*', '^swir,.*', '^syna,.*', '^synology,.*', '^tbs,.*', '^tbs-biometrics,.*', '^tcg,.*', '^tcl,.*', '^tcs,.*', '^tdo,.*', '^technexion,.*', '^technologic,.*', '^techstar,.*', '^teltonika,.*', '^tempo,.*', '^terasic,.*', '^tfc,.*', '^thine,.*', '^thingyjp,.*', '^ti,.*', '^tianma,.*', '^tlm,.*', '^tmt,.*', '^topeet,.*', '^topic,.*', '^toppoly,.*', '^topwise,.*', '^toradex,.*', '^toshiba,.*', '^toumaz,.*', '^tpk,.*', '^tplink,.*', '^tpo,.*', '^tq,.*', '^traverse,.*', '^tronfy,.*', '^tronsmart,.*', '^truly,.*', '^tsd,.*', '^tyan,.*', '^u-blox,.*', '^u-boot,.*', '^ubnt,.*', '^ucrobotics,.*', '^udoo,.*', '^ugoos,.*', '^uniwest,.*', '^upisemi,.*', '^urt,.*', '^usi,.*', '^utoo,.*', '^v3,.*', '^vaisala,.*', '^vamrs,.*', '^variscite,.*', '^vdl,.*', '^via,.*', '^videostrong,.*', '^virtio,.*', '^virtual,.*', '^vishay,.*', '^visionox,.*', '^vitesse,.*', '^vivante,.*', '^vivax,.*', '^vocore,.*', '^voipac,.*', '^vot,.*', '^vxt,.*', '^wand,.*', '^waveshare,.*', '^wd,.*', '^we,.*', '^welltech,.*', '^wetek,.*', '^wexler,.*', '^whwave,.*', '^wi2wi,.*', '^wiligear,.*', '^winbond,.*', '^winstar,.*', '^wits,.*', '^wlf,.*', '^wm,.*', '^wobo,.*', '^x-powers,.*', '^xes,.*', '^xiaomi,.*', '^xillybus,.*', '^xingbangda,.*', '^xinpeng,.*', '^xiphera,.*', '^xlnx,.*', '^xnano,.*', '^xunlong,.*', '^xylon,.*', '^yamaha,.*', '^yes-optoelectronics,.*', '^yic,.*', '^ylm,.*', '^yna,.*', '^yones-toptech,.*', '^ys,.*', '^ysoft,.*', '^zarlink,.*', '^zealz,.*', '^zeitec,.*', '^zidoo,.*', '^zii,.*', '^zinitix,.*', '^zkmagic,.*', '^zte,.*', '^zyxel,.*' From schema: /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/vendor-prefixes.yaml /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.example.dt.yaml: ethernet-pins: 'sunplus,pins', 'sunplus,zero_func' do not match any of the regexes: '^#.*', '^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio),.*', '^(keypad|m25p|max8952|max8997|max8998|mpmc),.*', '^(pinctrl-single|#pinctrl-single|PowerPC),.*', '^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*', '^(simple-audio-card|st-plgpio|st-spics|ts),.*', '^70mai,.*', '^GEFanuc,.*', '^ORCL,.*', '^SUNW,.*', '^[a-zA-Z0-9#_][a-zA-Z0-9+\\-._@]{0,63}$', '^[a-zA-Z0-9+\\-._]*@[0-9a-zA-Z,]*$', '^abb,.*', '^abilis,.*', '^abracon,.*', '^abt,.*', '^acer,.*', '^acme,.*', '^actions,.*', '^active-semi,.*', '^ad,.*', '^adafruit,.*', '^adapteva,.*', '^adaptrum,.*', '^adh,.*', '^adi,.*', '^advantech,.*', '^aeroflexgaisler,.*', '^aesop,.*', '^al,.*', '^alcatel,.*', '^allegro,.*', '^allo,.*', '^allwinner,.*', '^alphascale,.*', '^alps,.*', '^alt,.*', '^altr,.*', '^amarula,.*', '^amazon,.*', '^amcc,.*', '^amd,.*', '^amediatech,.*', '^amlogic,.*', '^ampere,.*', '^ampire,.*', '^ams,.*', '^amstaos,.*', '^analogix,.*', '^andestech,.*', '^anvo,.*', '^apm,.*', '^apple,.*', '^aptina,.*', '^arasan,.*', '^archermind,.*', '^arctic,.*', '^arcx,.*', '^aries,.*', '^arm,.*', '^armadeus,.*', '^arrow,.*', '^artesyn,.*', '^asahi-kasei,.*', '^asc,.*', '^asix,.*', '^aspeed,.*', '^asus,.*', '^atlas,.*', '^atmel,.*', '^auo,.*', '^auvidea,.*', '^avago,.*', '^avia,.*', '^avic,.*', '^avnet,.*', '^awinic,.*', '^axentia,.*', '^axis,.*', '^azoteq,.*', '^azw,.*', '^baikal,.*', '^bananapi,.*', '^beacon,.*', '^beagle,.*', '^bhf,.*', '^bitmain,.*', '^blutek,.*', '^boe,.*', '^bosch,.*', '^boundary,.*', '^brcm,.*', '^broadmobi,.*', '^bticino,.*', '^buffalo,.*', '^bur,.*', '^calamp,.*', '^calaosystems,.*', '^calxeda,.*', '^canaan,.*', '^caninos,.*', '^capella,.*', '^cascoda,.*', '^catalyst,.*', '^cavium,.*', '^cdns,.*', '^cdtech,.*', '^cellwise,.*', '^ceva,.*', '^checkpoint,.*', '^chefree,.*', '^chipidea,.*', '^chipone,.*', '^chipspark,.*', '^chrontel,.*', '^chrp,.*', '^chunghwa,.*', '^chuwi,.*', '^ciaa,.*', '^cirrus,.*', '^cisco,.*', '^cloudengines,.*', '^cnm,.*', '^cnxt,.*', '^colorfly,.*', '^compulab,.*', '^congatec,.*', '^coreriver,.*', '^corpro,.*', '^cortina,.*', '^cosmic,.*', '^crane,.*', '^creative,.*', '^crystalfontz,.*', '^csky,.*', '^csq,.*', '^cubietech,.*', '^cui,.*', '^cypress,.*', '^cznic,.*', '^dallas,.*', '^dataimage,.*', '^davicom,.*', '^dell,.*', '^delta,.*', '^denx,.*', '^devantech,.*', '^dfi,.*', '^dh,.*', '^difrnce,.*', '^digi,.*', '^digilent,.*', '^dioo,.*', '^dlc,.*', '^dlg,.*', '^dlink,.*', '^dmo,.*', '^domintech,.*', '^dongwoon,.*', '^dptechnics,.*', '^dragino,.*', '^ds,.*', '^dserve,.*', '^dynaimage,.*', '^ea,.*', '^ebang,.*', '^ebs-systart,.*', '^ebv,.*', '^eckelmann,.*', '^edimax,.*', '^edt,.*', '^eeti,.*', '^einfochips,.*', '^eink,.*', '^elan,.*', '^element14,.*', '^elgin,.*', '^elida,.*', '^elimo,.*', '^elpida,.*', '^embest,.*', '^emlid,.*', '^emmicro,.*', '^empire-electronix,.*', '^emtrion,.*', '^endless,.*', '^ene,.*', '^energymicro,.*', '^engicam,.*', '^epcos,.*', '^epfl,.*', '^epson,.*', '^esp,.*', '^est,.*', '^ettus,.*', '^eukrea,.*', '^everest,.*', '^everspin,.*', '^evervision,.*', '^exar,.*', '^excito,.*', '^exegin,.*', '^ezchip,.*', '^facebook,.*', '^fairphone,.*', '^faraday,.*', '^fastrax,.*', '^fcs,.*', '^feixin,.*', '^feiyang,.*', '^fii,.*', '^firefly,.*', '^focaltech,.*', '^forlinx,.*', '^frida,.*', '^friendlyarm,.*', '^fsl,.*', '^fujitsu,.*', '^gardena,.*', '^gateworks,.*', '^gcw,.*', '^ge,.*', '^geekbuying,.*', '^gef,.*', '^gemei,.*', '^geniatech,.*', '^giantec,.*', '^giantplus,.*', '^globalscale,.*', '^globaltop,.*', '^gmt,.*', '^goodix,.*', '^google,.*', '^grinn,.*', '^grmn,.*', '^gumstix,.*', '^gw,.*', '^hannstar,.*', '^haoyu,.*', '^hardkernel,.*', '^hideep,.*', '^himax,.*', '^hirschmann,.*', '^hisilicon,.*', '^hit,.*', '^hitex,.*', '^holt,.*', '^holtek,.*', '^honestar,.*', '^honeywell,.*', '^hoperun,.*', '^hp,.*', '^hsg,.*', '^hugsun,.*', '^hwacom,.*', '^hycon,.*', '^hydis,.*', '^hynix,.*', '^hyundai,.*', '^i2se,.*', '^ibm,.*', '^icplus,.*', '^idt,.*', '^ifi,.*', '^ilitek,.*', '^img,.*', '^imi,.*', '^incircuit,.*', '^inet-tek,.*', '^infineon,.*', '^inforce,.*', '^ingenic,.*', '^innolux,.*', '^inside-secure,.*', '^insignal,.*', '^inspur,.*', '^intel,.*', '^intercontrol,.*', '^invensense,.*', '^inversepath,.*', '^iom,.*', '^isee,.*', '^isil,.*', '^issi,.*', '^ite,.*', '^itead,.*', '^itian,.*', '^ivo,.*', '^iwave,.*', '^jdi,.*', '^jedec,.*', '^jesurun,.*', '^jethome,.*', '^jianda,.*', '^kam,.*', '^karo,.*', '^keithkoep,.*', '^keymile,.*', '^khadas,.*', '^kiebackpeter,.*', '^kinetic,.*', '^kingdisplay,.*', '^kingnovel,.*', '^kionix,.*', '^kobo,.*', '^kobol,.*', '^koe,.*', '^kontron,.*', '^kosagi,.*', '^kvg,.*', '^kyo,.*', '^lacie,.*', '^laird,.*', '^lamobo,.*', '^lantiq,.*', '^lattice,.*', '^leadtek,.*', '^leez,.*', '^lego,.*', '^lemaker,.*', '^lenovo,.*', '^lg,.*', '^lgphilips,.*', '^libretech,.*', '^licheepi,.*', '^linaro,.*', '^linksprite,.*', '^linksys,.*', '^linutronix,.*', '^linux,.*', '^linx,.*', '^liteon,.*', '^litex,.*', '^lltc,.*', '^logicpd,.*', '^logictechno,.*', '^longcheer,.*', '^lontium,.*', '^loongson,.*', '^lsi,.*', '^lwn,.*', '^lxa,.*', '^m5stack,.*', '^macnica,.*', '^mantix,.*', '^mapleboard,.*', '^marvell,.*', '^maxbotix,.*', '^maxim,.*', '^mbvl,.*', '^mcube,.*', '^meas,.*', '^mecer,.*', '^mediatek,.*', '^megachips,.*', '^mele,.*', '^melexis,.*', '^melfas,.*', '^mellanox,.*', '^memsic,.*', '^menlo,.*', '^mentor,.*', '^meraki,.*', '^merrii,.*', '^micrel,.*', '^microchip,.*', '^microcrystal,.*', '^micron,.*', '^microsoft,.*', '^microsys,.*', '^mikroe,.*', '^mikrotik,.*', '^miniand,.*', '^minix,.*', '^miramems,.*', '^mitsubishi,.*', '^mntre,.*', '^modtronix,.*', '^mosaixtech,.*', '^motorola,.*', '^moxa,.*', '^mpl,.*', '^mps,.*', '^mqmaker,.*', '^mrvl,.*', '^mscc,.*', '^msi,.*', '^mstar,.*', '^mti,.*', '^multi-inno,.*', '^mundoreader,.*', '^murata,.*', '^mxicy,.*', '^myir,.*', '^national,.*', '^nec,.*', '^neonode,.*', '^netgear,.*', '^netlogic,.*', '^netron-dy,.*', '^netronix,.*', '^netxeon,.*', '^neweast,.*', '^newhaven,.*', '^nexbox,.*', '^nextthing,.*', '^ni,.*', '^nintendo,.*', '^nlt,.*', '^nokia,.*', '^nordic,.*', '^novtech,.*', '^nutsboard,.*', '^nuvoton,.*', '^nvd,.*', '^nvidia,.*', '^nxp,.*', '^oceanic,.*', '^oct,.*', '^okaya,.*', '^oki,.*', '^olimex,.*', '^olpc,.*', '^onion,.*', '^onnn,.*', '^ontat,.*', '^opalkelly,.*', '^opencores,.*', '^openembed,.*', '^openrisc,.*', '^option,.*', '^oranth,.*', '^orisetech,.*', '^ortustech,.*', '^osddisplays,.*', '^ouya,.*', '^overkiz,.*', '^ovti,.*', '^oxsemi,.*', '^ozzmaker,.*', '^panasonic,.*', '^parade,.*', '^parallax,.*', '^pda,.*', '^pericom,.*', '^pervasive,.*', '^phicomm,.*', '^phytec,.*', '^picochip,.*', '^pine64,.*', '^pineriver,.*', '^pixcir,.*', '^plantower,.*', '^plathome,.*', '^plda,.*', '^plx,.*', '^ply,.*', '^pni,.*', '^pocketbook,.*', '^polaroid,.*', '^portwell,.*', '^poslab,.*', '^pov,.*', '^powertip,.*', '^powervr,.*', '^primux,.*', '^probox2,.*', '^prt,.*', '^pulsedlight,.*', '^purism,.*', '^qca,.*', '^qcom,.*', '^qemu,.*', '^qi,.*', '^qiaodian,.*', '^qihua,.*', '^qishenglong,.*', '^qnap,.*', '^radxa,.*', '^raidsonic,.*', '^ralink,.*', '^ramtron,.*', '^raspberrypi,.*', '^raydium,.*', '^rda,.*', '^realtek,.*', '^remarkable,.*', '^renesas,.*', '^rervision,.*', '^revotics,.*', '^rex,.*', '^richtek,.*', '^ricoh,.*', '^rikomagic,.*', '^riot,.*', '^riscv,.*', '^rockchip,.*', '^rocktech,.*', '^rohm,.*', '^ronbo,.*', '^roofull,.*', '^roseapplepi,.*', '^samsung,.*', '^samtec,.*', '^sancloud,.*', '^sandisk,.*', '^satoz,.*', '^sbs,.*', '^schindler,.*', '^seagate,.*', '^seeed,.*', '^seirobotics,.*', '^semtech,.*', '^senseair,.*', '^sensirion,.*', '^sensortek,.*', '^sff,.*', '^sgd,.*', '^sgmicro,.*', '^sgx,.*', '^sharp,.*', '^shimafuji,.*', '^shiratech,.*', '^si-en,.*', '^si-linux,.*', '^siemens,.*', '^sifive,.*', '^sigma,.*', '^sii,.*', '^sil,.*', '^silabs,.*', '^silead,.*', '^silergy,.*', '^silex-insight,.*', '^siliconfile,.*', '^siliconmitus,.*', '^silvaco,.*', '^simtek,.*', '^sinlinx,.*', '^sinovoip,.*', '^sipeed,.*', '^sirf,.*', '^sis,.*', '^sitronix,.*', '^skov,.*', '^skyworks,.*', '^smartlabs,.*', '^smsc,.*', '^snps,.*', '^sochip,.*', '^socionext,.*', '^solidrun,.*', '^solomon,.*', '^sony,.*', '^spansion,.*', '^sparkfun,.*', '^spinalhdl,.*', '^sprd,.*', '^ssi,.*', '^sst,.*', '^sstar,.*', '^st,.*', '^st-ericsson,.*', '^starfive,.*', '^starry,.*', '^startek,.*', '^ste,.*', '^stericsson,.*', '^storlink,.*', '^storm,.*', '^summit,.*', '^sunchip,.*', '^supermicro,.*', '^swir,.*', '^syna,.*', '^synology,.*', '^tbs,.*', '^tbs-biometrics,.*', '^tcg,.*', '^tcl,.*', '^tcs,.*', '^tdo,.*', '^technexion,.*', '^technologic,.*', '^techstar,.*', '^teltonika,.*', '^tempo,.*', '^terasic,.*', '^tfc,.*', '^thine,.*', '^thingyjp,.*', '^ti,.*', '^tianma,.*', '^tlm,.*', '^tmt,.*', '^topeet,.*', '^topic,.*', '^toppoly,.*', '^topwise,.*', '^toradex,.*', '^toshiba,.*', '^toumaz,.*', '^tpk,.*', '^tplink,.*', '^tpo,.*', '^tq,.*', '^traverse,.*', '^tronfy,.*', '^tronsmart,.*', '^truly,.*', '^tsd,.*', '^tyan,.*', '^u-blox,.*', '^u-boot,.*', '^ubnt,.*', '^ucrobotics,.*', '^udoo,.*', '^ugoos,.*', '^uniwest,.*', '^upisemi,.*', '^urt,.*', '^usi,.*', '^utoo,.*', '^v3,.*', '^vaisala,.*', '^vamrs,.*', '^variscite,.*', '^vdl,.*', '^via,.*', '^videostrong,.*', '^virtio,.*', '^virtual,.*', '^vishay,.*', '^visionox,.*', '^vitesse,.*', '^vivante,.*', '^vivax,.*', '^vocore,.*', '^voipac,.*', '^vot,.*', '^vxt,.*', '^wand,.*', '^waveshare,.*', '^wd,.*', '^we,.*', '^welltech,.*', '^wetek,.*', '^wexler,.*', '^whwave,.*', '^wi2wi,.*', '^wiligear,.*', '^winbond,.*', '^winstar,.*', '^wits,.*', '^wlf,.*', '^wm,.*', '^wobo,.*', '^x-powers,.*', '^xes,.*', '^xiaomi,.*', '^xillybus,.*', '^xingbangda,.*', '^xinpeng,.*', '^xiphera,.*', '^xlnx,.*', '^xnano,.*', '^xunlong,.*', '^xylon,.*', '^yamaha,.*', '^yes-optoelectronics,.*', '^yic,.*', '^ylm,.*', '^yna,.*', '^yones-toptech,.*', '^ys,.*', '^ysoft,.*', '^zarlink,.*', '^zealz,.*', '^zeitec,.*', '^zidoo,.*', '^zii,.*', '^zinitix,.*', '^zkmagic,.*', '^zte,.*', '^zyxel,.*' From schema: /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/vendor-prefixes.yaml doc reference errors (make refcheckdocs): See https://patchwork.ozlabs.org/patch/1572989 This check can fail if there are any dependencies. The base for a patch series is generally the most recent rc1. If you already ran 'make dt_binding_check' and didn't see the above error(s), then make sure 'yamllint' is installed and dt-schema is up to date: pip3 install dtschema --upgrade Please check and re-submit. ^ permalink raw reply [flat|nested] 20+ messages in thread
* RE: [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 2021-12-25 14:48 ` Rob Herring @ 2021-12-26 12:44 ` Wells Lu 呂芳騰 2021-12-27 16:02 ` Rob Herring 0 siblings, 1 reply; 20+ messages in thread From: Wells Lu 呂芳騰 @ 2021-12-26 12:44 UTC (permalink / raw) To: Rob Herring, Wells Lu Cc: dvorkin, linux-gpio, linux-kernel, devicetree, linux-arm-kernel, linus.walleij, robh+dt Hi Rob, Thanks a lot for review. I ran 'make dt_binding_check' and got PASS before I submitted the dt-binding doc (yaml) file. I found the "dtschema/dtc warnings/errors:" is resulted from lack of vendor name in "vendor-prefixes.yaml". My colleague has submitted a patch for adding our company name to the yaml file. It was acknowledged by you but not yet committed into Linux tree. Refer to: On Mon, 01 Nov 2021 13:01:51 +0800, Qin Jian wrote: > Add vendor prefix for Sunplus Technology Co., Ltd. > > Signed-off-by: Qin Jian <qinjian@cqplus1.com> > --- > Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ > 1 file changed, 2 insertions(+) > Acked-by: Rob Herring <robh@kernel.org> Can this error be waived? When I send a new patch, should I add "vendor-prefixes.yaml"? Best regards, Wells > > Add dt-bindings header files and documentation for Sunplus SP7021 SoC. > > > > Signed-off-by: Wells Lu <wellslutw@gmail.com> > > --- > > Changes in V5 > > - Removed "GPIOXT2" registers > > > > .../bindings/pinctrl/sunplus,sp7021-pinctrl.yaml | 373 +++++++++++++++++++++ > > MAINTAINERS | 9 + > > include/dt-bindings/pinctrl/sppctl-sp7021.h | 171 ++++++++++ > > include/dt-bindings/pinctrl/sppctl.h | 30 ++ > > 4 files changed, 583 insertions(+) > > create mode 100644 > > Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml > > create mode 100644 include/dt-bindings/pinctrl/sppctl-sp7021.h > > create mode 100644 include/dt-bindings/pinctrl/sppctl.h > > > > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' > on your patch (DT_CHECKER_FLAGS is new in v5.13): > > yamllint warnings/errors: > > dtschema/dtc warnings/errors: > /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/pinctrl/sunplus, > sp7021-pinctrl.example.dt.yaml: uart1-pins: 'sunplus,pins' does not match any of the > regexes: '^#.*', > '^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio > ),.*', '^(keypad|m25p|max8952|max8997|max8998|mpmc),.*', > '^(pinctrl-single|#pinctrl-single|PowerPC),.*', > '^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*', > '^(simple-audio-card|st-plgpio|st-spics|ts),.*', '^70mai,.*', '^GEFanuc,.*', > '^ORCL,.*', '^SUNW,.*', '^[a-zA-Z0-9#_][a-zA-Z0-9+\\-._@]{0,63}$', > '^[a-zA-Z0-9+\\-._]*@[0-9a-zA-Z,]*$', '^abb,.*', '^abilis,.*', '^abracon,.*', '^abt,.*', > '^acer,.*', '^acme,.*', '^actions,.*', '^active-semi,.*', '^ad,.*', '^adafruit,.*', > '^adapteva,.*', '^adaptrum,.*', '^adh,.*', '^adi,.*', '^advantech,.*', > '^aeroflexgaisler,.*', '^aesop,.*', '^al,.*', '^alcatel,.*', '^allegro,.*', '^allo,.*', > '^allwinner,.*', '^alphascale,.*', '^alps,.*', '^alt,.*', '^altr,.*', '^amarula,.*', > '^amazon,.*', '^amcc,.*', '^amd,.*', '^amediatech,.*', '^amlogic,.*', '^ampere,.*', > '^ampire,.*', '^ams,.*', '^amstaos,.*', '^analogix,.*', '^andestech,.*', '^anvo,.*', > '^apm,.*', '^apple,.*', '^aptina,.*', '^arasan,.*', '^archermind,.*', '^arctic,.*', > '^arcx,.*', '^aries,.*', '^arm,.*', '^armadeus,.*', '^arrow,.*', '^artesyn,.*', > '^asahi-kasei,.*', '^asc,.*', '^asix,.*', '^aspeed,.*', '^asus,.*', '^atlas,.*', > '^atmel,.*', '^auo,.*', '^auvidea,.*', '^avago,.*', '^avia,.*', '^avic,.*', '^avnet,.*', > '^awinic,.*', '^axentia,.*', '^axis,.*', '^azoteq,.*', '^azw,.*', '^baikal,.*', > '^bananapi,.*', '^beacon,.*', '^beagle,.*', '^bhf,.*', '^bitmain,.*', '^blutek,.*', > '^boe,.*', '^bosch,.*', '^boundary,.*', '^brcm,.*', '^broadmobi,.*', '^bticino,.*', > '^buffalo,.*', '^bur,.*', '^calamp,.*', '^calaosystems,.*', '^calxeda,.*', '^canaan,.*', > '^caninos,.*', '^capella,.*', '^cascoda,.*', '^catalyst,.*', '^cavium,.*', '^cdns,.*', > '^cdtech,.*', '^cellwise,.*', '^ceva,.*', '^checkpoint,.*', '^chefree,.*', > '^chipidea,.*', '^chipone,.*', '^chipspark,.*', '^chrontel,.*', '^chrp,.*', > '^chunghwa,.*', '^chuwi,.*', '^ciaa,.*', '^cirrus,.*', '^cisco,.*', '^cloudengines,.*', > '^cnm,.*', '^cnxt,.*', '^colorfly,.*', '^compulab,.*', '^congatec,.*', '^coreriver,.*', > '^corpro,.*', '^cortina,.*', '^cosmic,.*', '^crane,.*', '^creative,.*', > '^crystalfontz,.*', '^csky,.*', '^csq,.*', '^cubietech,.*', '^cui,.*', '^cypress,.*', > '^cznic,.*', '^dallas,.*', '^dataimage,.*', '^davicom,.*', '^dell,.*', '^delta,.*', > '^denx,.*', '^devantech,.*', '^dfi,.*', '^dh,.*', '^difrnce,.*', '^digi,.*', > '^digilent,.*', '^dioo,.*', '^dlc,.*', '^dlg,.*', '^dlink,.*', '^dmo,.*', > '^domintech,.*', '^dongwoon,.*', '^dptechnics,.*', '^dragino,.*', '^ds,.*', > '^dserve,.*', '^dynaimage,.*', '^ea,.*', '^ebang,.*', '^ebs-systart,.*', '^ebv,.*', > '^eckelmann,.*', '^edimax,.*', '^edt,.*', '^eeti,.*', '^einfochips,.*', '^eink,.*', > '^elan,.*', '^element14,.*', '^elgin,.*', '^elida,.*', '^elimo,.*', '^elpida,.*', > '^embest,.*', '^emlid,.*', '^emmicro,.*', '^empire-electronix,.*', '^emtrion,.*', > '^endless,.*', '^ene,.*', '^energymicro,.*', '^engicam,.*', '^epcos,.*', '^epfl,.*', > '^epson,.*', '^esp,.*', '^est,.*', '^ettus,.*', '^eukrea,.*', '^everest,.*', > '^everspin,.*', '^evervision,.*', '^exar,.*', '^excito,.*', '^exegin,.*', '^ezchip,.*', > '^facebook,.*', '^fairphone,.*', '^faraday,.*', '^fastrax,.*', '^fcs,.*', '^feixin,.*', > '^feiyang,.*', '^fii,.*', '^firefly,.*', '^focaltech,.*', '^forlinx,.*', '^frida,.*', > '^friendlyarm,.*', '^fsl,.*', '^fujitsu,.*', '^gardena,.*', '^gateworks,.*', '^gcw,.*', > '^ge,.*', '^geekbuying,.*', '^gef,.*', '^gemei,.*', '^geniatech,.*', '^giantec,.*', > '^giantplus,.*', '^globalscale,.*', '^globaltop,.*', '^gmt,.*', '^goodix,.*', > '^google,.*', '^grinn,.*', '^grmn,.*', '^gumstix,.*', '^gw,.*', '^hannstar,.*', > '^haoyu,.*', '^hardkernel,.*', '^hideep,.*', '^himax,.*', '^hirschmann,.*', > '^hisilicon,.*', '^hit,.*', '^hitex,.*', '^holt,.*', '^holtek,.*', '^honestar,.*', > '^honeywell,.*', '^hoperun,.*', '^hp,.*', '^hsg,.*', '^hugsun,.*', '^hwacom,.*', > '^hycon,.*', '^hydis,.*', '^hynix,.*', '^hyundai,.*', '^i2se,.*', '^ibm,.*', > '^icplus,.*', '^idt,.*', '^ifi,.*', '^ilitek,.*', '^img,.*', '^imi,.*', '^incircuit,.*', > '^inet-tek,.*', '^infineon,.*', '^inforce,.*', '^ingenic,.*', '^innolux,.*', > '^inside-secure,.*', '^insignal,.*', '^inspur,.*', '^intel,.*', '^intercontrol,.*', > '^invensense,.*', '^inversepath,.*', '^iom,.*', '^isee,.*', '^isil,.*', '^issi,.*', > '^ite,.*', '^itead,.*', '^itian,.*', '^ivo,.*', '^iwave,.*', '^jdi,.*', '^jedec,.*', > '^jesurun,.*', '^jethome,.*', '^jianda,.*', '^kam,.*', '^karo,.*', '^keithkoep,.*', > '^keymile,.*', '^khadas,.*', '^kiebackpeter,.*', '^kinetic,.*', '^kingdisplay,.*', > '^kingnovel,.*', '^kionix,.*', '^kobo,.*', '^kobol,.*', '^koe,.*', '^kontron,.*', > '^kosagi,.*', '^kvg,.*', '^kyo,.*', '^lacie,.*', '^laird,.*', '^lamobo,.*', '^lantiq,.*', > '^lattice,.*', '^leadtek,.*', '^leez,.*', '^lego,.*', '^lemaker,.*', '^lenovo,.*', > '^lg,.*', '^lgphilips,.*', '^libretech,.*', '^licheepi,.*', '^linaro,.*', > '^linksprite,.*', '^linksys,.*', '^linutronix,.*', '^linux,.*', '^linx,.*', > '^liteon,.*', '^litex,.*', '^lltc,.*', '^logicpd,.*', '^logictechno,.*', > '^longcheer,.*', '^lontium,.*', '^loongson,.*', '^lsi,.*', '^lwn,.*', '^lxa,.*', > '^m5stack,.*', '^macnica,.*', '^mantix,.*', '^mapleboard,.*', '^marvell,.*', > '^maxbotix,.*', '^maxim,.*', '^mbvl,.*', '^mcube,.*', '^meas,.*', '^mecer,.*', > '^mediatek,.*', '^megachips,.*', '^mele,.*', '^melexis,.*', '^melfas,.*', > '^mellanox,.*', '^memsic,.*', '^menlo,.*', '^mentor,.*', '^meraki,.*', '^merrii,.*', > '^micrel,.*', '^microchip,.*', '^microcrystal,.*', '^micron,.*', '^microsoft,.*', > '^microsys,.*', '^mikroe,.*', '^mikrotik,.*', '^miniand,.*', '^minix,.*', > '^miramems,.*', '^mitsubishi,.*', '^mntre,.*', '^modtronix,.*', '^mosaixtech,.*', > '^motorola,.*', '^moxa,.*', '^mpl,.*', '^mps,.*', '^mqmaker,.*', '^mrvl,.*', '^mscc,.*', > '^msi,.*', '^mstar,.*', '^mti,.*', '^multi-inno,.*', '^mundoreader,.*', '^murata,.*', > '^mxicy,.*', '^myir,.*', '^national,.*', '^nec,.*', '^neonode,.*', '^netgear,.*', > '^netlogic,.*', '^netron-dy,.*', '^netronix,.*', '^netxeon,.*', '^neweast,.*', > '^newhaven,.*', '^nexbox,.*', '^nextthing,.*', '^ni,.*', '^nintendo,.*', '^nlt,.*', > '^nokia,.*', '^nordic,.*', '^novtech,.*', '^nutsboard,.*', '^nuvoton,.*', '^nvd,.*', > '^nvidia,.*', '^nxp,.*', '^oceanic,.*', '^oct,.*', '^okaya,.*', '^oki,.*', '^olimex,.*', > '^olpc,.*', '^onion,.*', '^onnn,.*', '^ontat,.*', '^opalkelly,.*', '^opencores,.*', > '^openembed,.*', '^openrisc,.*', '^option,.*', '^oranth,.*', '^orisetech,.*', > '^ortustech,.*', '^osddisplays,.*', '^ouya,.*', '^overkiz,.*', '^ovti,.*', '^oxsemi,.*', > '^ozzmaker,.*', '^panasonic,.*', '^parade,.*', '^parallax,.*', '^pda,.*', '^pericom,.*', > '^pervasive,.*', '^phicomm,.*', '^phytec,.*', '^picochip,.*', '^pine64,.*', > '^pineriver,.*', '^pixcir,.*', '^plantower,.*', '^plathome,.*', '^plda,.*', '^plx,.*', > '^ply,.*', '^pni,.*', '^pocketbook,.*', '^polaroid,.*', '^portwell,.*', '^poslab,.*', > '^pov,.*', '^powertip,.*', '^powervr,.*', '^primux,.*', '^probox2,.*', '^prt,.*', > '^pulsedlight,.*', '^purism,.*', '^qca,.*', '^qcom,.*', '^qemu,.*', '^qi,.*', > '^qiaodian,.*', '^qihua,.*', '^qishenglong,.*', '^qnap,.*', '^radxa,.*', > '^raidsonic,.*', '^ralink,.*', '^ramtron,.*', '^raspberrypi,.*', '^raydium,.*', > '^rda,.*', '^realtek,.*', '^remarkable,.*', '^renesas,.*', '^rervision,.*', > '^revotics,.*', '^rex,.*', '^richtek,.*', '^ricoh,.*', '^rikomagic,.*', '^riot,.*', > '^riscv,.*', '^rockchip,.*', '^rocktech,.*', '^rohm,.*', '^ronbo,.*', '^roofull,.*', > '^roseapplepi,.*', '^samsung,.*', '^samtec,.*', '^sancloud,.*', '^sandisk,.*', > '^satoz,.*', '^sbs,.*', '^schindler,.*', '^seagate,.*', '^seeed,.*', '^seirobotics,.*', > '^semtech,.*', '^senseair,.*', '^sensirion,.*', '^sensortek,.*', '^sff,.*', '^sgd,.*', > '^sgmicro,.*', '^sgx,.*', '^sharp,.*', '^shimafuji,.*', '^shiratech,.*', '^si-en,.*', > '^si-linux,.*', '^siemens,.*', '^sifive,.*', '^sigma,.*', '^sii,.*', '^sil,.*', > '^silabs,.*', '^silead,.*', '^silergy,.*', '^silex-insight,.*', '^siliconfile,.*', > '^siliconmitus,.*', '^silvaco,.*', '^simtek,.*', '^sinlinx,.*', '^sinovoip,.*', > '^sipeed,.*', '^sirf,.*', '^sis,.*', '^sitronix,.*', '^skov,.*', '^skyworks,.*', > '^smartlabs,.*', '^smsc,.*', '^snps,.*', '^sochip,.*', '^socionext,.*', '^solidrun,.*', > '^solomon,.*', '^sony,.*', '^spansion,.*', '^sparkfun,.*', '^spinalhdl,.*', '^sprd,.*', > '^ssi,.*', '^sst,.*', '^sstar,.*', '^st,.*', '^st-ericsson,.*', '^starfive,.*', > '^starry,.*', '^startek,.*', '^ste,.*', '^stericsson,.*', '^storlink,.*', '^storm,.*', > '^summit,.*', '^sunchip,.*', '^supermicro,.*', '^swir,.*', '^syna,.*', '^synology,.*', > '^tbs,.*', '^tbs-biometrics,.*', '^tcg,.*', '^tcl,.*', '^tcs,.*', '^tdo,.*', > '^technexion,.*', '^technologic,.*', '^techstar,.*', '^teltonika,.*', '^tempo,.*', > '^terasic,.*', '^tfc,.*', '^thine,.*', '^thingyjp,.*', '^ti,.*', '^tianma,.*', '^tlm,.*', > '^tmt,.*', '^topeet,.*', '^topic,.*', '^toppoly,.*', '^topwise,.*', '^toradex,.*', > '^toshiba,.*', '^toumaz,.*', '^tpk,.*', '^tplink,.*', '^tpo,.*', '^tq,.*', > '^traverse,.*', '^tronfy,.*', '^tronsmart,.*', '^truly,.*', '^tsd,.*', '^tyan,.*', > '^u-blox,.*', '^u-boot,.*', '^ubnt,.*', '^ucrobotics,.*', '^udoo,.*', '^ugoos,.*', > '^uniwest,.*', '^upisemi,.*', '^urt,.*', '^usi,.*', '^utoo,.*', '^v3,.*', '^vaisala,.*', > '^vamrs,.*', '^variscite,.*', '^vdl,.*', '^via,.*', '^videostrong,.*', '^virtio,.*', > '^virtual,.*', '^vishay,.*', '^visionox,.*', '^vitesse,.*', '^vivante,.*', '^vivax,.*', > '^vocore,.*', '^voipac,.*', '^vot,.*', '^vxt,.*', '^wand,.*', '^waveshare,.*', '^wd,.*', > '^we,.*', '^welltech,.*', '^wetek,.*', '^wexler,.*', '^whwave,.*', '^wi2wi,.*', > '^wiligear,.*', '^winbond,.*', '^winstar,.*', '^wits,.*', '^wlf,.*', '^wm,.*', > '^wobo,.*', '^x-powers,.*', '^xes,.*', '^xiaomi,.*', '^xillybus,.*', '^xingbangda,.*', > '^xinpeng,.*', '^xiphera,.*', '^xlnx,.*', '^xnano,.*', '^xunlong,.*', '^xylon,.*', > '^yamaha,.*', '^yes-optoelectronics,.*', '^yic,.*', '^ylm,.*', '^yna,.*', > '^yones-toptech,.*', '^ys,.*', '^ysoft,.*', '^zarlink,.*', '^zealz,.*', '^zeitec,.*', > '^zidoo,.*', '^zii,.*', '^zinitix,.*', '^zkmagic,.*', '^zte,.*', '^zyxel,.*' > From schema: > /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/vendor-prefixes. > yaml > /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/pinctrl/sunplus, > sp7021-pinctrl.example.dt.yaml: uart2-pins: 'sunplus,pins' does not match any of the > regexes: '^#.*', > '^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio > ),.*', '^(keypad|m25p|max8952|max8997|max8998|mpmc),.*', > '^(pinctrl-single|#pinctrl-single|PowerPC),.*', > '^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*', > '^(simple-audio-card|st-plgpio|st-spics|ts),.*', '^70mai,.*', '^GEFanuc,.*', > '^ORCL,.*', '^SUNW,.*', '^[a-zA-Z0-9#_][a-zA-Z0-9+\\-._@]{0,63}$', > '^[a-zA-Z0-9+\\-._]*@[0-9a-zA-Z,]*$', '^abb,.*', '^abilis,.*', '^abracon,.*', '^abt,.*', > '^acer,.*', '^acme,.*', '^actions,.*', '^active-semi,.*', '^ad,.*', '^adafruit,.*', > '^adapteva,.*', '^adaptrum,.*', '^adh,.*', '^adi,.*', '^advantech,.*', > '^aeroflexgaisler,.*', '^aesop,.*', '^al,.*', '^alcatel,.*', '^allegro,.*', '^allo,.*', > '^allwinner,.*', '^alphascale,.*', '^alps,.*', '^alt,.*', '^altr,.*', '^amarula,.*', > '^amazon,.*', '^amcc,.*', '^amd,.*', '^amediatech,.*', '^amlogic,.*', '^ampere,.*', > '^ampire,.*', '^ams,.*', '^amstaos,.*', '^analogix,.*', '^andestech,.*', '^anvo,.*', > '^apm,.*', '^apple,.*', '^aptina,.*', '^arasan,.*', '^archermind,.*', '^arctic,.*', > '^arcx,.*', '^aries,.*', '^arm,.*', '^armadeus,.*', '^arrow,.*', '^artesyn,.*', > '^asahi-kasei,.*', '^asc,.*', '^asix,.*', '^aspeed,.*', '^asus,.*', '^atlas,.*', > '^atmel,.*', '^auo,.*', '^auvidea,.*', '^avago,.*', '^avia,.*', '^avic,.*', '^avnet,.*', > '^awinic,.*', '^axentia,.*', '^axis,.*', '^azoteq,.*', '^azw,.*', '^baikal,.*', > '^bananapi,.*', '^beacon,.*', '^beagle,.*', '^bhf,.*', '^bitmain,.*', '^blutek,.*', > '^boe,.*', '^bosch,.*', '^boundary,.*', '^brcm,.*', '^broadmobi,.*', '^bticino,.*', > '^buffalo,.*', '^bur,.*', '^calamp,.*', '^calaosystems,.*', '^calxeda,.*', '^canaan,.*', > '^caninos,.*', '^capella,.*', '^cascoda,.*', '^catalyst,.*', '^cavium,.*', '^cdns,.*', > '^cdtech,.*', '^cellwise,.*', '^ceva,.*', '^checkpoint,.*', '^chefree,.*', > '^chipidea,.*', '^chipone,.*', '^chipspark,.*', '^chrontel,.*', '^chrp,.*', > '^chunghwa,.*', '^chuwi,.*', '^ciaa,.*', '^cirrus,.*', '^cisco,.*', '^cloudengines,.*', > '^cnm,.*', '^cnxt,.*', '^colorfly,.*', '^compulab,.*', '^congatec,.*', '^coreriver,.*', > '^corpro,.*', '^cortina,.*', '^cosmic,.*', '^crane,.*', '^creative,.*', > '^crystalfontz,.*', '^csky,.*', '^csq,.*', '^cubietech,.*', '^cui,.*', '^cypress,.*', > '^cznic,.*', '^dallas,.*', '^dataimage,.*', '^davicom,.*', '^dell,.*', '^delta,.*', > '^denx,.*', '^devantech,.*', '^dfi,.*', '^dh,.*', '^difrnce,.*', '^digi,.*', > '^digilent,.*', '^dioo,.*', '^dlc,.*', '^dlg,.*', '^dlink,.*', '^dmo,.*', > '^domintech,.*', '^dongwoon,.*', '^dptechnics,.*', '^dragino,.*', '^ds,.*', > '^dserve,.*', '^dynaimage,.*', '^ea,.*', '^ebang,.*', '^ebs-systart,.*', '^ebv,.*', > '^eckelmann,.*', '^edimax,.*', '^edt,.*', '^eeti,.*', '^einfochips,.*', '^eink,.*', > '^elan,.*', '^element14,.*', '^elgin,.*', '^elida,.*', '^elimo,.*', '^elpida,.*', > '^embest,.*', '^emlid,.*', '^emmicro,.*', '^empire-electronix,.*', '^emtrion,.*', > '^endless,.*', '^ene,.*', '^energymicro,.*', '^engicam,.*', '^epcos,.*', '^epfl,.*', > '^epson,.*', '^esp,.*', '^est,.*', '^ettus,.*', '^eukrea,.*', '^everest,.*', > '^everspin,.*', '^evervision,.*', '^exar,.*', '^excito,.*', '^exegin,.*', '^ezchip,.*', > '^facebook,.*', '^fairphone,.*', '^faraday,.*', '^fastrax,.*', '^fcs,.*', '^feixin,.*', > '^feiyang,.*', '^fii,.*', '^firefly,.*', '^focaltech,.*', '^forlinx,.*', '^frida,.*', > '^friendlyarm,.*', '^fsl,.*', '^fujitsu,.*', '^gardena,.*', '^gateworks,.*', '^gcw,.*', > '^ge,.*', '^geekbuying,.*', '^gef,.*', '^gemei,.*', '^geniatech,.*', '^giantec,.*', > '^giantplus,.*', '^globalscale,.*', '^globaltop,.*', '^gmt,.*', '^goodix,.*', > '^google,.*', '^grinn,.*', '^grmn,.*', '^gumstix,.*', '^gw,.*', '^hannstar,.*', > '^haoyu,.*', '^hardkernel,.*', '^hideep,.*', '^himax,.*', '^hirschmann,.*', > '^hisilicon,.*', '^hit,.*', '^hitex,.*', '^holt,.*', '^holtek,.*', '^honestar,.*', > '^honeywell,.*', '^hoperun,.*', '^hp,.*', '^hsg,.*', '^hugsun,.*', '^hwacom,.*', > '^hycon,.*', '^hydis,.*', '^hynix,.*', '^hyundai,.*', '^i2se,.*', '^ibm,.*', > '^icplus,.*', '^idt,.*', '^ifi,.*', '^ilitek,.*', '^img,.*', '^imi,.*', '^incircuit,.*', > '^inet-tek,.*', '^infineon,.*', '^inforce,.*', '^ingenic,.*', '^innolux,.*', > '^inside-secure,.*', '^insignal,.*', '^inspur,.*', '^intel,.*', '^intercontrol,.*', > '^invensense,.*', '^inversepath,.*', '^iom,.*', '^isee,.*', '^isil,.*', '^issi,.*', > '^ite,.*', '^itead,.*', '^itian,.*', '^ivo,.*', '^iwave,.*', '^jdi,.*', '^jedec,.*', > '^jesurun,.*', '^jethome,.*', '^jianda,.*', '^kam,.*', '^karo,.*', '^keithkoep,.*', > '^keymile,.*', '^khadas,.*', '^kiebackpeter,.*', '^kinetic,.*', '^kingdisplay,.*', > '^kingnovel,.*', '^kionix,.*', '^kobo,.*', '^kobol,.*', '^koe,.*', '^kontron,.*', > '^kosagi,.*', '^kvg,.*', '^kyo,.*', '^lacie,.*', '^laird,.*', '^lamobo,.*', '^lantiq,.*', > '^lattice,.*', '^leadtek,.*', '^leez,.*', '^lego,.*', '^lemaker,.*', '^lenovo,.*', > '^lg,.*', '^lgphilips,.*', '^libretech,.*', '^licheepi,.*', '^linaro,.*', > '^linksprite,.*', '^linksys,.*', '^linutronix,.*', '^linux,.*', '^linx,.*', > '^liteon,.*', '^litex,.*', '^lltc,.*', '^logicpd,.*', '^logictechno,.*', > '^longcheer,.*', '^lontium,.*', '^loongson,.*', '^lsi,.*', '^lwn,.*', '^lxa,.*', > '^m5stack,.*', '^macnica,.*', '^mantix,.*', '^mapleboard,.*', '^marvell,.*', > '^maxbotix,.*', '^maxim,.*', '^mbvl,.*', '^mcube,.*', '^meas,.*', '^mecer,.*', > '^mediatek,.*', '^megachips,.*', '^mele,.*', '^melexis,.*', '^melfas,.*', > '^mellanox,.*', '^memsic,.*', '^menlo,.*', '^mentor,.*', '^meraki,.*', '^merrii,.*', > '^micrel,.*', '^microchip,.*', '^microcrystal,.*', '^micron,.*', '^microsoft,.*', > '^microsys,.*', '^mikroe,.*', '^mikrotik,.*', '^miniand,.*', '^minix,.*', > '^miramems,.*', '^mitsubishi,.*', '^mntre,.*', '^modtronix,.*', '^mosaixtech,.*', > '^motorola,.*', '^moxa,.*', '^mpl,.*', '^mps,.*', '^mqmaker,.*', '^mrvl,.*', '^mscc,.*', > '^msi,.*', '^mstar,.*', '^mti,.*', '^multi-inno,.*', '^mundoreader,.*', '^murata,.*', > '^mxicy,.*', '^myir,.*', '^national,.*', '^nec,.*', '^neonode,.*', '^netgear,.*', > '^netlogic,.*', '^netron-dy,.*', '^netronix,.*', '^netxeon,.*', '^neweast,.*', > '^newhaven,.*', '^nexbox,.*', '^nextthing,.*', '^ni,.*', '^nintendo,.*', '^nlt,.*', > '^nokia,.*', '^nordic,.*', '^novtech,.*', '^nutsboard,.*', '^nuvoton,.*', '^nvd,.*', > '^nvidia,.*', '^nxp,.*', '^oceanic,.*', '^oct,.*', '^okaya,.*', '^oki,.*', '^olimex,.*', > '^olpc,.*', '^onion,.*', '^onnn,.*', '^ontat,.*', '^opalkelly,.*', '^opencores,.*', > '^openembed,.*', '^openrisc,.*', '^option,.*', '^oranth,.*', '^orisetech,.*', > '^ortustech,.*', '^osddisplays,.*', '^ouya,.*', '^overkiz,.*', '^ovti,.*', '^oxsemi,.*', > '^ozzmaker,.*', '^panasonic,.*', '^parade,.*', '^parallax,.*', '^pda,.*', '^pericom,.*', > '^pervasive,.*', '^phicomm,.*', '^phytec,.*', '^picochip,.*', '^pine64,.*', > '^pineriver,.*', '^pixcir,.*', '^plantower,.*', '^plathome,.*', '^plda,.*', '^plx,.*', > '^ply,.*', '^pni,.*', '^pocketbook,.*', '^polaroid,.*', '^portwell,.*', '^poslab,.*', > '^pov,.*', '^powertip,.*', '^powervr,.*', '^primux,.*', '^probox2,.*', '^prt,.*', > '^pulsedlight,.*', '^purism,.*', '^qca,.*', '^qcom,.*', '^qemu,.*', '^qi,.*', > '^qiaodian,.*', '^qihua,.*', '^qishenglong,.*', '^qnap,.*', '^radxa,.*', > '^raidsonic,.*', '^ralink,.*', '^ramtron,.*', '^raspberrypi,.*', '^raydium,.*', > '^rda,.*', '^realtek,.*', '^remarkable,.*', '^renesas,.*', '^rervision,.*', > '^revotics,.*', '^rex,.*', '^richtek,.*', '^ricoh,.*', '^rikomagic,.*', '^riot,.*', > '^riscv,.*', '^rockchip,.*', '^rocktech,.*', '^rohm,.*', '^ronbo,.*', '^roofull,.*', > '^roseapplepi,.*', '^samsung,.*', '^samtec,.*', '^sancloud,.*', '^sandisk,.*', > '^satoz,.*', '^sbs,.*', '^schindler,.*', '^seagate,.*', '^seeed,.*', '^seirobotics,.*', > '^semtech,.*', '^senseair,.*', '^sensirion,.*', '^sensortek,.*', '^sff,.*', '^sgd,.*', > '^sgmicro,.*', '^sgx,.*', '^sharp,.*', '^shimafuji,.*', '^shiratech,.*', '^si-en,.*', > '^si-linux,.*', '^siemens,.*', '^sifive,.*', '^sigma,.*', '^sii,.*', '^sil,.*', > '^silabs,.*', '^silead,.*', '^silergy,.*', '^silex-insight,.*', '^siliconfile,.*', > '^siliconmitus,.*', '^silvaco,.*', '^simtek,.*', '^sinlinx,.*', '^sinovoip,.*', > '^sipeed,.*', '^sirf,.*', '^sis,.*', '^sitronix,.*', '^skov,.*', '^skyworks,.*', > '^smartlabs,.*', '^smsc,.*', '^snps,.*', '^sochip,.*', '^socionext,.*', '^solidrun,.*', > '^solomon,.*', '^sony,.*', '^spansion,.*', '^sparkfun,.*', '^spinalhdl,.*', '^sprd,.*', > '^ssi,.*', '^sst,.*', '^sstar,.*', '^st,.*', '^st-ericsson,.*', '^starfive,.*', > '^starry,.*', '^startek,.*', '^ste,.*', '^stericsson,.*', '^storlink,.*', '^storm,.*', > '^summit,.*', '^sunchip,.*', '^supermicro,.*', '^swir,.*', '^syna,.*', '^synology,.*', > '^tbs,.*', '^tbs-biometrics,.*', '^tcg,.*', '^tcl,.*', '^tcs,.*', '^tdo,.*', > '^technexion,.*', '^technologic,.*', '^techstar,.*', '^teltonika,.*', '^tempo,.*', > '^terasic,.*', '^tfc,.*', '^thine,.*', '^thingyjp,.*', '^ti,.*', '^tianma,.*', '^tlm,.*', > '^tmt,.*', '^topeet,.*', '^topic,.*', '^toppoly,.*', '^topwise,.*', '^toradex,.*', > '^toshiba,.*', '^toumaz,.*', '^tpk,.*', '^tplink,.*', '^tpo,.*', '^tq,.*', > '^traverse,.*', '^tronfy,.*', '^tronsmart,.*', '^truly,.*', '^tsd,.*', '^tyan,.*', > '^u-blox,.*', '^u-boot,.*', '^ubnt,.*', '^ucrobotics,.*', '^udoo,.*', '^ugoos,.*', > '^uniwest,.*', '^upisemi,.*', '^urt,.*', '^usi,.*', '^utoo,.*', '^v3,.*', '^vaisala,.*', > '^vamrs,.*', '^variscite,.*', '^vdl,.*', '^via,.*', '^videostrong,.*', '^virtio,.*', > '^virtual,.*', '^vishay,.*', '^visionox,.*', '^vitesse,.*', '^vivante,.*', '^vivax,.*', > '^vocore,.*', '^voipac,.*', '^vot,.*', '^vxt,.*', '^wand,.*', '^waveshare,.*', '^wd,.*', > '^we,.*', '^welltech,.*', '^wetek,.*', '^wexler,.*', '^whwave,.*', '^wi2wi,.*', > '^wiligear,.*', '^winbond,.*', '^winstar,.*', '^wits,.*', '^wlf,.*', '^wm,.*', > '^wobo,.*', '^x-powers,.*', '^xes,.*', '^xiaomi,.*', '^xillybus,.*', '^xingbangda,.*', > '^xinpeng,.*', '^xiphera,.*', '^xlnx,.*', '^xnano,.*', '^xunlong,.*', '^xylon,.*', > '^yamaha,.*', '^yes-optoelectronics,.*', '^yic,.*', '^ylm,.*', '^yna,.*', > '^yones-toptech,.*', '^ys,.*', '^ysoft,.*', '^zarlink,.*', '^zealz,.*', '^zeitec,.*', > '^zidoo,.*', '^zii,.*', '^zinitix,.*', '^zkmagic,.*', '^zte,.*', '^zyxel,.*' > From schema: > /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/vendor-prefixes. > yaml > /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/pinctrl/sunplus, > sp7021-pinctrl.example.dt.yaml: sdcard-pins: 'sunplus,pins' does not match any of the > regexes: '^#.*', > '^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio > ),.*', '^(keypad|m25p|max8952|max8997|max8998|mpmc),.*', > '^(pinctrl-single|#pinctrl-single|PowerPC),.*', > '^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*', > '^(simple-audio-card|st-plgpio|st-spics|ts),.*', '^70mai,.*', '^GEFanuc,.*', > '^ORCL,.*', '^SUNW,.*', '^[a-zA-Z0-9#_][a-zA-Z0-9+\\-._@]{0,63}$', > '^[a-zA-Z0-9+\\-._]*@[0-9a-zA-Z,]*$', '^abb,.*', '^abilis,.*', '^abracon,.*', '^abt,.*', > '^acer,.*', '^acme,.*', '^actions,.*', '^active-semi,.*', '^ad,.*', '^adafruit,.*', > '^adapteva,.*', '^adaptrum,.*', '^adh,.*', '^adi,.*', '^advantech,.*', > '^aeroflexgaisler,.*', '^aesop,.*', '^al,.*', '^alcatel,.*', '^allegro,.*', '^allo,.*', > '^allwinner,.*', '^alphascale,.*', '^alps,.*', '^alt,.*', '^altr,.*', '^amarula,.*', > '^amazon,.*', '^amcc,.*', '^amd,.*', '^amediatech,.*', '^amlogic,.*', '^ampere,.*', > '^ampire,.*', '^ams,.*', '^amstaos,.*', '^analogix,.*', '^andestech,.*', '^anvo,.*', > '^apm,.*', '^apple,.*', '^aptina,.*', '^arasan,.*', '^archermind,.*', '^arctic,.*', > '^arcx,.*', '^aries,.*', '^arm,.*', '^armadeus,.*', '^arrow,.*', '^artesyn,.*', > '^asahi-kasei,.*', '^asc,.*', '^asix,.*', '^aspeed,.*', '^asus,.*', '^atlas,.*', > '^atmel,.*', '^auo,.*', '^auvidea,.*', '^avago,.*', '^avia,.*', '^avic,.*', '^avnet,.*', > '^awinic,.*', '^axentia,.*', '^axis,.*', '^azoteq,.*', '^azw,.*', '^baikal,.*', > '^bananapi,.*', '^beacon,.*', '^beagle,.*', '^bhf,.*', '^bitmain,.*', '^blutek,.*', > '^boe,.*', '^bosch,.*', '^boundary,.*', '^brcm,.*', '^broadmobi,.*', '^bticino,.*', > '^buffalo,.*', '^bur,.*', '^calamp,.*', '^calaosystems,.*', '^calxeda,.*', '^canaan,.*', > '^caninos,.*', '^capella,.*', '^cascoda,.*', '^catalyst,.*', '^cavium,.*', '^cdns,.*', > '^cdtech,.*', '^cellwise,.*', '^ceva,.*', '^checkpoint,.*', '^chefree,.*', > '^chipidea,.*', '^chipone,.*', '^chipspark,.*', '^chrontel,.*', '^chrp,.*', > '^chunghwa,.*', '^chuwi,.*', '^ciaa,.*', '^cirrus,.*', '^cisco,.*', '^cloudengines,.*', > '^cnm,.*', '^cnxt,.*', '^colorfly,.*', '^compulab,.*', '^congatec,.*', '^coreriver,.*', > '^corpro,.*', '^cortina,.*', '^cosmic,.*', '^crane,.*', '^creative,.*', > '^crystalfontz,.*', '^csky,.*', '^csq,.*', '^cubietech,.*', '^cui,.*', '^cypress,.*', > '^cznic,.*', '^dallas,.*', '^dataimage,.*', '^davicom,.*', '^dell,.*', '^delta,.*', > '^denx,.*', '^devantech,.*', '^dfi,.*', '^dh,.*', '^difrnce,.*', '^digi,.*', > '^digilent,.*', '^dioo,.*', '^dlc,.*', '^dlg,.*', '^dlink,.*', '^dmo,.*', > '^domintech,.*', '^dongwoon,.*', '^dptechnics,.*', '^dragino,.*', '^ds,.*', > '^dserve,.*', '^dynaimage,.*', '^ea,.*', '^ebang,.*', '^ebs-systart,.*', '^ebv,.*', > '^eckelmann,.*', '^edimax,.*', '^edt,.*', '^eeti,.*', '^einfochips,.*', '^eink,.*', > '^elan,.*', '^element14,.*', '^elgin,.*', '^elida,.*', '^elimo,.*', '^elpida,.*', > '^embest,.*', '^emlid,.*', '^emmicro,.*', '^empire-electronix,.*', '^emtrion,.*', > '^endless,.*', '^ene,.*', '^energymicro,.*', '^engicam,.*', '^epcos,.*', '^epfl,.*', > '^epson,.*', '^esp,.*', '^est,.*', '^ettus,.*', '^eukrea,.*', '^everest,.*', > '^everspin,.*', '^evervision,.*', '^exar,.*', '^excito,.*', '^exegin,.*', '^ezchip,.*', > '^facebook,.*', '^fairphone,.*', '^faraday,.*', '^fastrax,.*', '^fcs,.*', '^feixin,.*', > '^feiyang,.*', '^fii,.*', '^firefly,.*', '^focaltech,.*', '^forlinx,.*', '^frida,.*', > '^friendlyarm,.*', '^fsl,.*', '^fujitsu,.*', '^gardena,.*', '^gateworks,.*', '^gcw,.*', > '^ge,.*', '^geekbuying,.*', '^gef,.*', '^gemei,.*', '^geniatech,.*', '^giantec,.*', > '^giantplus,.*', '^globalscale,.*', '^globaltop,.*', '^gmt,.*', '^goodix,.*', > '^google,.*', '^grinn,.*', '^grmn,.*', '^gumstix,.*', '^gw,.*', '^hannstar,.*', > '^haoyu,.*', '^hardkernel,.*', '^hideep,.*', '^himax,.*', '^hirschmann,.*', > '^hisilicon,.*', '^hit,.*', '^hitex,.*', '^holt,.*', '^holtek,.*', '^honestar,.*', > '^honeywell,.*', '^hoperun,.*', '^hp,.*', '^hsg,.*', '^hugsun,.*', '^hwacom,.*', > '^hycon,.*', '^hydis,.*', '^hynix,.*', '^hyundai,.*', '^i2se,.*', '^ibm,.*', > '^icplus,.*', '^idt,.*', '^ifi,.*', '^ilitek,.*', '^img,.*', '^imi,.*', '^incircuit,.*', > '^inet-tek,.*', '^infineon,.*', '^inforce,.*', '^ingenic,.*', '^innolux,.*', > '^inside-secure,.*', '^insignal,.*', '^inspur,.*', '^intel,.*', '^intercontrol,.*', > '^invensense,.*', '^inversepath,.*', '^iom,.*', '^isee,.*', '^isil,.*', '^issi,.*', > '^ite,.*', '^itead,.*', '^itian,.*', '^ivo,.*', '^iwave,.*', '^jdi,.*', '^jedec,.*', > '^jesurun,.*', '^jethome,.*', '^jianda,.*', '^kam,.*', '^karo,.*', '^keithkoep,.*', > '^keymile,.*', '^khadas,.*', '^kiebackpeter,.*', '^kinetic,.*', '^kingdisplay,.*', > '^kingnovel,.*', '^kionix,.*', '^kobo,.*', '^kobol,.*', '^koe,.*', '^kontron,.*', > '^kosagi,.*', '^kvg,.*', '^kyo,.*', '^lacie,.*', '^laird,.*', '^lamobo,.*', '^lantiq,.*', > '^lattice,.*', '^leadtek,.*', '^leez,.*', '^lego,.*', '^lemaker,.*', '^lenovo,.*', > '^lg,.*', '^lgphilips,.*', '^libretech,.*', '^licheepi,.*', '^linaro,.*', > '^linksprite,.*', '^linksys,.*', '^linutronix,.*', '^linux,.*', '^linx,.*', > '^liteon,.*', '^litex,.*', '^lltc,.*', '^logicpd,.*', '^logictechno,.*', > '^longcheer,.*', '^lontium,.*', '^loongson,.*', '^lsi,.*', '^lwn,.*', '^lxa,.*', > '^m5stack,.*', '^macnica,.*', '^mantix,.*', '^mapleboard,.*', '^marvell,.*', > '^maxbotix,.*', '^maxim,.*', '^mbvl,.*', '^mcube,.*', '^meas,.*', '^mecer,.*', > '^mediatek,.*', '^megachips,.*', '^mele,.*', '^melexis,.*', '^melfas,.*', > '^mellanox,.*', '^memsic,.*', '^menlo,.*', '^mentor,.*', '^meraki,.*', '^merrii,.*', > '^micrel,.*', '^microchip,.*', '^microcrystal,.*', '^micron,.*', '^microsoft,.*', > '^microsys,.*', '^mikroe,.*', '^mikrotik,.*', '^miniand,.*', '^minix,.*', > '^miramems,.*', '^mitsubishi,.*', '^mntre,.*', '^modtronix,.*', '^mosaixtech,.*', > '^motorola,.*', '^moxa,.*', '^mpl,.*', '^mps,.*', '^mqmaker,.*', '^mrvl,.*', '^mscc,.*', > '^msi,.*', '^mstar,.*', '^mti,.*', '^multi-inno,.*', '^mundoreader,.*', '^murata,.*', > '^mxicy,.*', '^myir,.*', '^national,.*', '^nec,.*', '^neonode,.*', '^netgear,.*', > '^netlogic,.*', '^netron-dy,.*', '^netronix,.*', '^netxeon,.*', '^neweast,.*', > '^newhaven,.*', '^nexbox,.*', '^nextthing,.*', '^ni,.*', '^nintendo,.*', '^nlt,.*', > '^nokia,.*', '^nordic,.*', '^novtech,.*', '^nutsboard,.*', '^nuvoton,.*', '^nvd,.*', > '^nvidia,.*', '^nxp,.*', '^oceanic,.*', '^oct,.*', '^okaya,.*', '^oki,.*', '^olimex,.*', > '^olpc,.*', '^onion,.*', '^onnn,.*', '^ontat,.*', '^opalkelly,.*', '^opencores,.*', > '^openembed,.*', '^openrisc,.*', '^option,.*', '^oranth,.*', '^orisetech,.*', > '^ortustech,.*', '^osddisplays,.*', '^ouya,.*', '^overkiz,.*', '^ovti,.*', '^oxsemi,.*', > '^ozzmaker,.*', '^panasonic,.*', '^parade,.*', '^parallax,.*', '^pda,.*', '^pericom,.*', > '^pervasive,.*', '^phicomm,.*', '^phytec,.*', '^picochip,.*', '^pine64,.*', > '^pineriver,.*', '^pixcir,.*', '^plantower,.*', '^plathome,.*', '^plda,.*', '^plx,.*', > '^ply,.*', '^pni,.*', '^pocketbook,.*', '^polaroid,.*', '^portwell,.*', '^poslab,.*', > '^pov,.*', '^powertip,.*', '^powervr,.*', '^primux,.*', '^probox2,.*', '^prt,.*', > '^pulsedlight,.*', '^purism,.*', '^qca,.*', '^qcom,.*', '^qemu,.*', '^qi,.*', > '^qiaodian,.*', '^qihua,.*', '^qishenglong,.*', '^qnap,.*', '^radxa,.*', > '^raidsonic,.*', '^ralink,.*', '^ramtron,.*', '^raspberrypi,.*', '^raydium,.*', > '^rda,.*', '^realtek,.*', '^remarkable,.*', '^renesas,.*', '^rervision,.*', > '^revotics,.*', '^rex,.*', '^richtek,.*', '^ricoh,.*', '^rikomagic,.*', '^riot,.*', > '^riscv,.*', '^rockchip,.*', '^rocktech,.*', '^rohm,.*', '^ronbo,.*', '^roofull,.*', > '^roseapplepi,.*', '^samsung,.*', '^samtec,.*', '^sancloud,.*', '^sandisk,.*', > '^satoz,.*', '^sbs,.*', '^schindler,.*', '^seagate,.*', '^seeed,.*', '^seirobotics,.*', > '^semtech,.*', '^senseair,.*', '^sensirion,.*', '^sensortek,.*', '^sff,.*', '^sgd,.*', > '^sgmicro,.*', '^sgx,.*', '^sharp,.*', '^shimafuji,.*', '^shiratech,.*', '^si-en,.*', > '^si-linux,.*', '^siemens,.*', '^sifive,.*', '^sigma,.*', '^sii,.*', '^sil,.*', > '^silabs,.*', '^silead,.*', '^silergy,.*', '^silex-insight,.*', '^siliconfile,.*', > '^siliconmitus,.*', '^silvaco,.*', '^simtek,.*', '^sinlinx,.*', '^sinovoip,.*', > '^sipeed,.*', '^sirf,.*', '^sis,.*', '^sitronix,.*', '^skov,.*', '^skyworks,.*', > '^smartlabs,.*', '^smsc,.*', '^snps,.*', '^sochip,.*', '^socionext,.*', '^solidrun,.*', > '^solomon,.*', '^sony,.*', '^spansion,.*', '^sparkfun,.*', '^spinalhdl,.*', '^sprd,.*', > '^ssi,.*', '^sst,.*', '^sstar,.*', '^st,.*', '^st-ericsson,.*', '^starfive,.*', > '^starry,.*', '^startek,.*', '^ste,.*', '^stericsson,.*', '^storlink,.*', '^storm,.*', > '^summit,.*', '^sunchip,.*', '^supermicro,.*', '^swir,.*', '^syna,.*', '^synology,.*', > '^tbs,.*', '^tbs-biometrics,.*', '^tcg,.*', '^tcl,.*', '^tcs,.*', '^tdo,.*', > '^technexion,.*', '^technologic,.*', '^techstar,.*', '^teltonika,.*', '^tempo,.*', > '^terasic,.*', '^tfc,.*', '^thine,.*', '^thingyjp,.*', '^ti,.*', '^tianma,.*', '^tlm,.*', > '^tmt,.*', '^topeet,.*', '^topic,.*', '^toppoly,.*', '^topwise,.*', '^toradex,.*', > '^toshiba,.*', '^toumaz,.*', '^tpk,.*', '^tplink,.*', '^tpo,.*', '^tq,.*', > '^traverse,.*', '^tronfy,.*', '^tronsmart,.*', '^truly,.*', '^tsd,.*', '^tyan,.*', > '^u-blox,.*', '^u-boot,.*', '^ubnt,.*', '^ucrobotics,.*', '^udoo,.*', '^ugoos,.*', > '^uniwest,.*', '^upisemi,.*', '^urt,.*', '^usi,.*', '^utoo,.*', '^v3,.*', '^vaisala,.*', > '^vamrs,.*', '^variscite,.*', '^vdl,.*', '^via,.*', '^videostrong,.*', '^virtio,.*', > '^virtual,.*', '^vishay,.*', '^visionox,.*', '^vitesse,.*', '^vivante,.*', '^vivax,.*', > '^vocore,.*', '^voipac,.*', '^vot,.*', '^vxt,.*', '^wand,.*', '^waveshare,.*', '^wd,.*', > '^we,.*', '^welltech,.*', '^wetek,.*', '^wexler,.*', '^whwave,.*', '^wi2wi,.*', > '^wiligear,.*', '^winbond,.*', '^winstar,.*', '^wits,.*', '^wlf,.*', '^wm,.*', > '^wobo,.*', '^x-powers,.*', '^xes,.*', '^xiaomi,.*', '^xillybus,.*', '^xingbangda,.*', > '^xinpeng,.*', '^xiphera,.*', '^xlnx,.*', '^xnano,.*', '^xunlong,.*', '^xylon,.*', > '^yamaha,.*', '^yes-optoelectronics,.*', '^yic,.*', '^ylm,.*', '^yna,.*', > '^yones-toptech,.*', '^ys,.*', '^ysoft,.*', '^zarlink,.*', '^zealz,.*', '^zeitec,.*', > '^zidoo,.*', '^zii,.*', '^zinitix,.*', '^zkmagic,.*', '^zte,.*', '^zyxel,.*' > From schema: > /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/vendor-prefixes. > yaml > /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/pinctrl/sunplus, > sp7021-pinctrl.example.dt.yaml: ethernet-pins: 'sunplus,pins', 'sunplus,zero_func' do > not match any of the regexes: '^#.*', > '^(at25|bm|devbus|dmacap|dsa|exynos|fsi[ab]|gpio-fan|gpio-key|gpio|gpmc|hdmi|i2c-gpio > ),.*', '^(keypad|m25p|max8952|max8997|max8998|mpmc),.*', > '^(pinctrl-single|#pinctrl-single|PowerPC),.*', > '^(pl022|pxa-mmc|rcar_sound|rotary-encoder|s5m8767|sdhci),.*', > '^(simple-audio-card|st-plgpio|st-spics|ts),.*', '^70mai,.*', '^GEFanuc,.*', > '^ORCL,.*', '^SUNW,.*', '^[a-zA-Z0-9#_][a-zA-Z0-9+\\-._@]{0,63}$', > '^[a-zA-Z0-9+\\-._]*@[0-9a-zA-Z,]*$', '^abb,.*', '^abilis,.*', '^abracon,.*', '^abt,.*', > '^acer,.*', '^acme,.*', '^actions,.*', '^active-semi,.*', '^ad,.*', '^adafruit,.*', > '^adapteva,.*', '^adaptrum,.*', '^adh,.*', '^adi,.*', '^advantech,.*', > '^aeroflexgaisler,.*', '^aesop,.*', '^al,.*', '^alcatel,.*', '^allegro,.*', '^allo,.*', > '^allwinner,.*', '^alphascale,.*', '^alps,.*', '^alt,.*', '^altr,.*', '^amarula,.*', > '^amazon,.*', '^amcc,.*', '^amd,.*', '^amediatech,.*', '^amlogic,.*', '^ampere,.*', > '^ampire,.*', '^ams,.*', '^amstaos,.*', '^analogix,.*', '^andestech,.*', '^anvo,.*', > '^apm,.*', '^apple,.*', '^aptina,.*', '^arasan,.*', '^archermind,.*', '^arctic,.*', > '^arcx,.*', '^aries,.*', '^arm,.*', '^armadeus,.*', '^arrow,.*', '^artesyn,.*', > '^asahi-kasei,.*', '^asc,.*', '^asix,.*', '^aspeed,.*', '^asus,.*', '^atlas,.*', > '^atmel,.*', '^auo,.*', '^auvidea,.*', '^avago,.*', '^avia,.*', '^avic,.*', '^avnet,.*', > '^awinic,.*', '^axentia,.*', '^axis,.*', '^azoteq,.*', '^azw,.*', '^baikal,.*', > '^bananapi,.*', '^beacon,.*', '^beagle,.*', '^bhf,.*', '^bitmain,.*', '^blutek,.*', > '^boe,.*', '^bosch,.*', '^boundary,.*', '^brcm,.*', '^broadmobi,.*', '^bticino,.*', > '^buffalo,.*', '^bur,.*', '^calamp,.*', '^calaosystems,.*', '^calxeda,.*', '^canaan,.*', > '^caninos,.*', '^capella,.*', '^cascoda,.*', '^catalyst,.*', '^cavium,.*', '^cdns,.*', > '^cdtech,.*', '^cellwise,.*', '^ceva,.*', '^checkpoint,.*', '^chefree,.*', > '^chipidea,.*', '^chipone,.*', '^chipspark,.*', '^chrontel,.*', '^chrp,.*', > '^chunghwa,.*', '^chuwi,.*', '^ciaa,.*', '^cirrus,.*', '^cisco,.*', '^cloudengines,.*', > '^cnm,.*', '^cnxt,.*', '^colorfly,.*', '^compulab,.*', '^congatec,.*', '^coreriver,.*', > '^corpro,.*', '^cortina,.*', '^cosmic,.*', '^crane,.*', '^creative,.*', > '^crystalfontz,.*', '^csky,.*', '^csq,.*', '^cubietech,.*', '^cui,.*', '^cypress,.*', > '^cznic,.*', '^dallas,.*', '^dataimage,.*', '^davicom,.*', '^dell,.*', '^delta,.*', > '^denx,.*', '^devantech,.*', '^dfi,.*', '^dh,.*', '^difrnce,.*', '^digi,.*', > '^digilent,.*', '^dioo,.*', '^dlc,.*', '^dlg,.*', '^dlink,.*', '^dmo,.*', > '^domintech,.*', '^dongwoon,.*', '^dptechnics,.*', '^dragino,.*', '^ds,.*', > '^dserve,.*', '^dynaimage,.*', '^ea,.*', '^ebang,.*', '^ebs-systart,.*', '^ebv,.*', > '^eckelmann,.*', '^edimax,.*', '^edt,.*', '^eeti,.*', '^einfochips,.*', '^eink,.*', > '^elan,.*', '^element14,.*', '^elgin,.*', '^elida,.*', '^elimo,.*', '^elpida,.*', > '^embest,.*', '^emlid,.*', '^emmicro,.*', '^empire-electronix,.*', '^emtrion,.*', > '^endless,.*', '^ene,.*', '^energymicro,.*', '^engicam,.*', '^epcos,.*', '^epfl,.*', > '^epson,.*', '^esp,.*', '^est,.*', '^ettus,.*', '^eukrea,.*', '^everest,.*', > '^everspin,.*', '^evervision,.*', '^exar,.*', '^excito,.*', '^exegin,.*', '^ezchip,.*', > '^facebook,.*', '^fairphone,.*', '^faraday,.*', '^fastrax,.*', '^fcs,.*', '^feixin,.*', > '^feiyang,.*', '^fii,.*', '^firefly,.*', '^focaltech,.*', '^forlinx,.*', '^frida,.*', > '^friendlyarm,.*', '^fsl,.*', '^fujitsu,.*', '^gardena,.*', '^gateworks,.*', '^gcw,.*', > '^ge,.*', '^geekbuying,.*', '^gef,.*', '^gemei,.*', '^geniatech,.*', '^giantec,.*', > '^giantplus,.*', '^globalscale,.*', '^globaltop,.*', '^gmt,.*', '^goodix,.*', > '^google,.*', '^grinn,.*', '^grmn,.*', '^gumstix,.*', '^gw,.*', '^hannstar,.*', > '^haoyu,.*', '^hardkernel,.*', '^hideep,.*', '^himax,.*', '^hirschmann,.*', > '^hisilicon,.*', '^hit,.*', '^hitex,.*', '^holt,.*', '^holtek,.*', '^honestar,.*', > '^honeywell,.*', '^hoperun,.*', '^hp,.*', '^hsg,.*', '^hugsun,.*', '^hwacom,.*', > '^hycon,.*', '^hydis,.*', '^hynix,.*', '^hyundai,.*', '^i2se,.*', '^ibm,.*', > '^icplus,.*', '^idt,.*', '^ifi,.*', '^ilitek,.*', '^img,.*', '^imi,.*', '^incircuit,.*', > '^inet-tek,.*', '^infineon,.*', '^inforce,.*', '^ingenic,.*', '^innolux,.*', > '^inside-secure,.*', '^insignal,.*', '^inspur,.*', '^intel,.*', '^intercontrol,.*', > '^invensense,.*', '^inversepath,.*', '^iom,.*', '^isee,.*', '^isil,.*', '^issi,.*', > '^ite,.*', '^itead,.*', '^itian,.*', '^ivo,.*', '^iwave,.*', '^jdi,.*', '^jedec,.*', > '^jesurun,.*', '^jethome,.*', '^jianda,.*', '^kam,.*', '^karo,.*', '^keithkoep,.*', > '^keymile,.*', '^khadas,.*', '^kiebackpeter,.*', '^kinetic,.*', '^kingdisplay,.*', > '^kingnovel,.*', '^kionix,.*', '^kobo,.*', '^kobol,.*', '^koe,.*', '^kontron,.*', > '^kosagi,.*', '^kvg,.*', '^kyo,.*', '^lacie,.*', '^laird,.*', '^lamobo,.*', '^lantiq,.*', > '^lattice,.*', '^leadtek,.*', '^leez,.*', '^lego,.*', '^lemaker,.*', '^lenovo,.*', > '^lg,.*', '^lgphilips,.*', '^libretech,.*', '^licheepi,.*', '^linaro,.*', > '^linksprite,.*', '^linksys,.*', '^linutronix,.*', '^linux,.*', '^linx,.*', > '^liteon,.*', '^litex,.*', '^lltc,.*', '^logicpd,.*', '^logictechno,.*', > '^longcheer,.*', '^lontium,.*', '^loongson,.*', '^lsi,.*', '^lwn,.*', '^lxa,.*', > '^m5stack,.*', '^macnica,.*', '^mantix,.*', '^mapleboard,.*', '^marvell,.*', > '^maxbotix,.*', '^maxim,.*', '^mbvl,.*', '^mcube,.*', '^meas,.*', '^mecer,.*', > '^mediatek,.*', '^megachips,.*', '^mele,.*', '^melexis,.*', '^melfas,.*', > '^mellanox,.*', '^memsic,.*', '^menlo,.*', '^mentor,.*', '^meraki,.*', '^merrii,.*', > '^micrel,.*', '^microchip,.*', '^microcrystal,.*', '^micron,.*', '^microsoft,.*', > '^microsys,.*', '^mikroe,.*', '^mikrotik,.*', '^miniand,.*', '^minix,.*', > '^miramems,.*', '^mitsubishi,.*', '^mntre,.*', '^modtronix,.*', '^mosaixtech,.*', > '^motorola,.*', '^moxa,.*', '^mpl,.*', '^mps,.*', '^mqmaker,.*', '^mrvl,.*', '^mscc,.*', > '^msi,.*', '^mstar,.*', '^mti,.*', '^multi-inno,.*', '^mundoreader,.*', '^murata,.*', > '^mxicy,.*', '^myir,.*', '^national,.*', '^nec,.*', '^neonode,.*', '^netgear,.*', > '^netlogic,.*', '^netron-dy,..*', '^netronix,.*', '^netxeon,.*', '^neweast,.*', > '^newhaven,.*', '^nexbox,.*', '^nextthing,.*', '^ni,.*', '^nintendo,.*', '^nlt,.*', > '^nokia,.*', '^nordic,.*', '^novtech,.*', '^nutsboard,.*', '^nuvoton,.*', '^nvd,.*', > '^nvidia,.*', '^nxp,.*', '^oceanic,.*', '^oct,.*', '^okaya,.*', '^oki,.*', '^olimex,.*', > '^olpc,.*', '^onion,.*', '^onnn,.*', '^ontat,.*', '^opalkelly,.*', '^opencores,.*', > '^openembed,.*', '^openrisc,.*', '^option,.*', '^oranth,.*', '^orisetech,.*', > '^ortustech,.*', '^osddisplays,.*', '^ouya,.*', '^overkiz,.*', '^ovti,.*', '^oxsemi,.*', > '^ozzmaker,.*', '^panasonic,.*', '^parade,.*', '^parallax,.*', '^pda,.*', '^pericom,.*', > '^pervasive,.*', '^phicomm,.*', '^phytec,.*', '^picochip,.*', '^pine64,.*', > '^pineriver,.*', '^pixcir,.*', '^plantower,.*', '^plathome,.*', '^plda,.*', '^plx,.*', > '^ply,.*', '^pni,.*', '^pocketbook,.*', '^polaroid,.*', '^portwell,.*', '^poslab,.*', > '^pov,.*', '^powertip,.*', '^powervr,.*', '^primux,.*', '^probox2,.*', '^prt,.*', > '^pulsedlight,.*', '^purism,.*', '^qca,.*', '^qcom,.*', '^qemu,.*', '^qi,.*', > '^qiaodian,.*', '^qihua,.*', '^qishenglong,.*', '^qnap,.*', '^radxa,.*', > '^raidsonic,.*', '^ralink,.*', '^ramtron,.*', '^raspberrypi,.*', '^raydium,.*', > '^rda,.*', '^realtek,.*', '^remarkable,.*', '^renesas,.*', '^rervision,.*', > '^revotics,.*', '^rex,.*', '^richtek,.*', '^ricoh,.*', '^rikomagic,.*', '^riot,.*', > '^riscv,.*', '^rockchip,.*', '^rocktech,.*', '^rohm,.*', '^ronbo,.*', '^roofull,.*', > '^roseapplepi,.*', '^samsung,.*', '^samtec,.*', '^sancloud,.*', '^sandisk,.*', > '^satoz,.*', '^sbs,.*', '^schindler,.*', '^seagate,.*', '^seeed,.*', '^seirobotics,.*', > '^semtech,.*', '^senseair,.*', '^sensirion,.*', '^sensortek,.*', '^sff,.*', '^sgd,.*', > '^sgmicro,.*', '^sgx,.*', '^sharp,.*', '^shimafuji,.*', '^shiratech,.*', '^si-en,.*', > '^si-linux,.*', '^siemens,.*', '^sifive,.*', '^sigma,.*', '^sii,.*', '^sil,.*', > '^silabs,.*', '^silead,.*', '^silergy,.*', '^silex-insight,.*', '^siliconfile,.*', > '^siliconmitus,.*', '^silvaco,.*', '^simtek,.*', '^sinlinx,.*', '^sinovoip,.*', > '^sipeed,.*', '^sirf,.*', '^sis,.*', '^sitronix,.*', '^skov,.*', '^skyworks,.*', > '^smartlabs,.*', '^smsc,.*', '^snps,.*', '^sochip,.*', '^socionext,.*', '^solidrun,.*', > '^solomon,.*', '^sony,.*', '^spansion,.*', '^sparkfun,.*', '^spinalhdl,.*', '^sprd,.*', > '^ssi,.*', '^sst,.*', '^sstar,.*', '^st,.*', '^st-ericsson,.*', '^starfive,.*', > '^starry,.*', '^startek,.*', '^ste,.*', '^stericsson,.*', '^storlink,.*', '^storm,.*', > '^summit,.*', '^sunchip,.*', '^supermicro,.*', '^swir,.*', '^syna,.*', '^synology,.*', > '^tbs,.*', '^tbs-biometrics,.*', '^tcg,.*', '^tcl,.*', '^tcs,.*', '^tdo,.*', > '^technexion,.*', '^technologic,.*', '^techstar,.*', '^teltonika,.*', '^tempo,.*', > '^terasic,.*', '^tfc,.*', '^thine,.*', '^thingyjp,.*', '^ti,.*', '^tianma,.*', '^tlm,.*', > '^tmt,.*', '^topeet,.*', '^topic,.*', '^toppoly,.*', '^topwise,.*', '^toradex,.*', > '^toshiba,.*', '^toumaz,.*', '^tpk,.*', '^tplink,.*', '^tpo,.*', '^tq,.*', > '^traverse,.*', '^tronfy,.*', '^tronsmart,.*', '^truly,.*', '^tsd,.*', '^tyan,.*', > '^u-blox,.*', '^u-boot,.*', '^ubnt,.*', '^ucrobotics,.*', '^udoo,.*', '^ugoos,.*', > '^uniwest,.*', '^upisemi,.*', '^urt,.*', '^usi,.*', '^utoo,.*', '^v3,.*', '^vaisala,.*', > '^vamrs,.*', '^variscite,.*', '^vdl,.*', '^via,.*', '^videostrong,.*', '^virtio,.*', > '^virtual,.*', '^vishay,.*', '^visionox,.*', '^vitesse,.*', '^vivante,.*', '^vivax,.*', > '^vocore,.*', '^voipac,.*', '^vot,.*', '^vxt,.*', '^wand,.*', '^waveshare,.*', '^wd,.*', > '^we,.*', '^welltech,.*', '^wetek,.*', '^wexler,.*', '^whwave,.*', '^wi2wi,.*', > '^wiligear,.*', '^winbond,.*', '^winstar,.*', '^wits,.*', '^wlf,.*', '^wm,.*', > '^wobo,.*', '^x-powers,.*', '^xes,.*', '^xiaomi,.*', '^xillybus,.*', '^xingbangda,.*', > '^xinpeng,.*', '^xiphera,.*', '^xlnx,.*', '^xnano,.*', '^xunlong,.*', '^xylon,.*', > '^yamaha,.*', '^yes-optoelectronics,.*', '^yic,.*', '^ylm,.*', '^yna,.*', > '^yones-toptech,.*', '^ys,.*', '^ysoft,.*', '^zarlink,.*', '^zealz,.*', '^zeitec,.*', > '^zidoo,.*', '^zii,.*', '^zinitix,.*', '^zkmagic,.*', '^zte,.*', '^zyxel,.*' > From schema: > /builds/robherring/linux-dt-review/Documentation/devicetree/bindings/vendor-prefixes. > yaml > > doc reference errors (make refcheckdocs): > > See https://patchwork.ozlabs.org/patch/1572989 > > This check can fail if there are any dependencies. The base for a patch series is generally > the most recent rc1. > > If you already ran 'make dt_binding_check' and didn't see the above error(s), then make > sure 'yamllint' is installed and dt-schema is up to > date: > > pip3 install dtschema --upgrade > > Please check and re-submit. ^ permalink raw reply [flat|nested] 20+ messages in thread
* Re: [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 2021-12-26 12:44 ` Wells Lu 呂芳騰 @ 2021-12-27 16:02 ` Rob Herring 0 siblings, 0 replies; 20+ messages in thread From: Rob Herring @ 2021-12-27 16:02 UTC (permalink / raw) To: Wells Lu 呂芳騰 Cc: Wells Lu, dvorkin, linux-gpio, linux-kernel, devicetree, linux-arm-kernel, linus.walleij On Sun, Dec 26, 2021 at 12:44:25PM +0000, Wells Lu 呂芳騰 wrote: > Hi Rob, > > Thanks a lot for review. > > I ran 'make dt_binding_check' and got PASS before I submitted the dt-binding doc (yaml) file. > > I found the "dtschema/dtc warnings/errors:" is resulted from lack of vendor name in "vendor-prefixes.yaml". > > My colleague has submitted a patch for adding our company name to the yaml file. It was acknowledged by you but not yet committed into Linux tree. > > Refer to: > > On Mon, 01 Nov 2021 13:01:51 +0800, Qin Jian wrote: > > Add vendor prefix for Sunplus Technology Co., Ltd. > > > > Signed-off-by: Qin Jian <qinjian@cqplus1.com> > > --- > > Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ > > 1 file changed, 2 insertions(+) > > > > Acked-by: Rob Herring <robh@kernel.org> > > > Can this error be waived? No. The patch for vendor prefix has to be applied before this one or we'll keep getting this error. > When I send a new patch, should I add "vendor-prefixes.yaml"? As it doesn't look like that series is going to make 5.17?, I can apply the vendor prefix patch. Rob ^ permalink raw reply [flat|nested] 20+ messages in thread
* Re: [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 2021-12-24 7:42 ` [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 Wells Lu 2021-12-25 14:48 ` Rob Herring @ 2021-12-27 16:10 ` Rob Herring 2021-12-27 17:36 ` Wells Lu 呂芳騰 1 sibling, 1 reply; 20+ messages in thread From: Rob Herring @ 2021-12-27 16:10 UTC (permalink / raw) To: Wells Lu Cc: linus.walleij, linux-gpio, linux-kernel, devicetree, linux-arm-kernel, wells.lu, dvorkin On Fri, Dec 24, 2021 at 03:42:58PM +0800, Wells Lu wrote: > Add dt-bindings header files and documentation for Sunplus SP7021 SoC. > > Signed-off-by: Wells Lu <wellslutw@gmail.com> > --- > Changes in V5 > - Removed "GPIOXT2" registers > > .../bindings/pinctrl/sunplus,sp7021-pinctrl.yaml | 373 +++++++++++++++++++++ > MAINTAINERS | 9 + > include/dt-bindings/pinctrl/sppctl-sp7021.h | 171 ++++++++++ > include/dt-bindings/pinctrl/sppctl.h | 30 ++ > 4 files changed, 583 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml > create mode 100644 include/dt-bindings/pinctrl/sppctl-sp7021.h > create mode 100644 include/dt-bindings/pinctrl/sppctl.h > > diff --git a/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml > new file mode 100644 > index 0000000..2672169 > --- /dev/null > +++ b/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml > @@ -0,0 +1,373 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +# Copyright (C) Sunplus Co., Ltd. > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/pinctrl/sunplus,sp7021-pinctrl.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Sunplus SP7021 Pin Controller Device Tree Bindings > + > +maintainers: > + - Dvorkin Dmitry <dvorkin@tibbo.com> > + - Wells Lu <wellslutw@gmail.com> > + > +description: | > + The Sunplus SP7021 pin controller is used to control SoC pins. Please > + refer to pinctrl-bindings.txt in this directory for details of the common > + pinctrl bindings used by client devices. > + > + SP7021 has 99 digital GPIO pins which are numbered from GPIO 0 to 98. All > + are multiplexed with some special function pins. SP7021 has 3 types of > + special function pins: > + > + (1) function-group pins: > + Ex 1 (SPI-NOR flash): > + If control-field SPI_FLASH_SEL is set to 1, GPIO 83, 84, 86 and 87 > + will be pins of SPI-NOR flash. If it is set to 2, GPIO 76, 78, 79 > + and 81 will be pins of SPI-NOR flash. > + > + Ex 2 (UART_0): > + If control-bit UA0_SEL is set to 1, GPIO 88 and 89 will be TX and > + RX pins of UART_0 (UART channel 0). > + > + Ex 3 (eMMC): > + If control-bit EMMC_SEL is set to 1, GPIO 72, 73, 74, 75, 76, 77, > + 78, 79, 80, 81 will be pins of an eMMC device. > + > + Properties "function" and "groups" are used to select function-group > + pins. > + > + (2) fully pin-mux (like phone exchange mux) pins: > + GPIO 8 to 71 are 'fully pin-mux' pins. Any pins of peripherals of > + SP7021 (ex: UART_1, UART_2, UART_3, UART_4, I2C_0, I2C_1, and etc.) > + can be routed to any pins of fully pin-mux pins. > + > + Ex 1 (UART channel 1): > + If control-field UA1_TX_SEL is set to 3, TX pin of UART_1 will be > + routed to GPIO 10 (3 - 1 + 8 = 10). > + If control-field UA1_RX_SEL is set to 4, RX pin of UART_1 will be > + routed to GPIO 11 (4 - 1 + 8 = 11). > + If control-field UA1_RTS_SEL is set to 5, RTS pin of UART_1 will > + be routed to GPIO 12 (5 - 1 + 8 = 12). > + If control-field UA1_CTS_SEL is set to 6, CTS pin of UART_1 will > + be routed to GPIO 13 (6 - 1 + 8 = 13). > + > + Ex 2 (I2C channel 0): > + If control-field I2C0_CLK_SEL is set to 20, CLK pin of I2C_0 will > + be routed to GPIO 27 (20 - 1 + 8 = 27). > + If control-field I2C0_DATA_SEL is set to 21, DATA pin of I2C_0 > + will be routed to GPIO 28 (21 - 1 + 9 = 28). > + > + Totally, SP7021 has 120 peripheral pins. The peripheral pins can be > + routed to any of 64 'fully pin-mux' pins. > + > + (3) I/O processor pins > + SP7021 has a built-in I/O processor. > + Any GPIO pins (GPIO 0 to 98) can be set to pins of I/O processor. > + > + Vendor property "sunplus,pins" is used to select "fully pin-mux" pins, > + "I/O processor pins" and "digital GPIO" pins. > + > + The device node of pin controller of Sunplus SP7021 has following > + properties. > + > +properties: > + compatible: > + const: sunplus,sp7021-pctl > + > + gpio-controller: true > + > + '#gpio-cells': > + const: 2 > + > + reg: > + items: > + - description: the MOON2 registers > + - description: the GPIOXT registers > + - description: the FIRST registers > + - description: the MOON1 registers > + > + reg-names: > + items: > + - const: moon2 > + - const: gpioxt > + - const: first > + - const: moon1 > + > + clocks: > + maxItems: 1 > + > + resets: > + maxItems: 1 > + > +patternProperties: > + '-pins$': > + type: object > + description: | > + A pinctrl node should contain at least one subnodes representing the > + pins or function-pins group available on the machine. Each subnode > + will list the pins it needs, and how they should be configured. > + > + Pinctrl node's client devices use subnodes for desired pin > + configuration. Client device subnodes use below standard properties. Need a $ref to pinmux-node.yaml > + > + properties: > + sunplus,pins: Can't you just use 'pins' here? > + description: | > + Define 'sunplus,pins' which are used by pinctrl node's client > + device. > + > + It consists of one or more integers which represents the config > + setting for corresponding pin. Each integer defines a individual > + pin in which: > + > + Bit 32~24: defines GPIO number. Its range is 0 ~ 98. > + Bit 23~16: defines types: (1) fully pin-mux pins > + (2) IO processor pins > + (3) digital GPIO pins > + Bit 15~8: defines pins of peripherals (which are defined in > + 'include/dt-binging/pinctrl/sppctl.h'). > + Bit 7~0: defines types or initial-state of digital GPIO pins. > + > + Please use macro SPPCTL_IOPAD to define the integers for pins. > + > + $ref: /schemas/types.yaml#/definitions/uint32-array > + > + function: > + description: | > + Define pin-function which is used by pinctrl node's client device. > + The name should be one of string in the following enumeration. > + $ref: "/schemas/types.yaml#/definitions/string" > + enum: [ SPI_FLASH, SPI_FLASH_4BIT, SPI_NAND, CARD0_EMMC, SD_CARD, > + UA0, FPGA_IFX, HDMI_TX, LCDIF, USB0_OTG, USB1_OTG ] > + > + groups: > + description: | > + Define pin-group in a specified pin-function. > + The name should be one of string in the following enumeration. > + $ref: "/schemas/types.yaml#/definitions/string" > + enum: [ SPI_FLASH1, SPI_FLASH2, SPI_FLASH_4BIT1, SPI_FLASH_4BIT2, > + SPI_NAND, CARD0_EMMC, SD_CARD, UA0, FPGA_IFX, HDMI_TX1, > + HDMI_TX2, HDMI_TX3, LCDIF, USB0_OTG, USB1_OTG ] > + > + sunplus,zero_func: Don't use '_' in property names. > + description: | > + This is a vendor specific property. It is used to disable pins > + which are not used by pinctrl node's client device. > + Some pins may be enabled by boot-loader. We can use this > + property to disable them. > + $ref: /schemas/types.yaml#/definitions/uint32-array IMO, disabled pins should be unused by the board design, not ones the bootloader failed to disable. > + > + additionalProperties: false > + > + allOf: > + - if: > + properties: > + function: > + enum: > + - SPI_FLASH > + then: > + properties: > + groups: > + enum: > + - SPI_FLASH1 > + - SPI_FLASH2 > + - if: > + properties: > + function: > + enum: > + - SPI_FLASH_4BIT > + then: > + properties: > + groups: > + enum: > + - SPI_FLASH_4BIT1 > + - SPI_FLASH_4BIT2 > + - if: > + properties: > + function: > + enum: > + - SPI_NAND > + then: > + properties: > + groups: > + enum: > + - SPI_NAND > + - if: > + properties: > + function: > + enum: > + - CARD0_EMMC > + then: > + properties: > + groups: > + enum: > + - CARD0_EMMC > + - if: > + properties: > + function: > + enum: > + - SD_CARD > + then: > + properties: > + groups: > + enum: > + - SD_CARD > + - if: > + properties: > + function: > + enum: > + - UA0 > + then: > + properties: > + groups: > + enum: > + - UA0 > + - if: > + properties: > + function: > + enum: > + - FPGA_IFX > + then: > + properties: > + groups: > + enum: > + - FPGA_IFX > + - if: > + properties: > + function: > + enum: > + - HDMI_TX > + then: > + properties: > + groups: > + enum: > + - HDMI_TX1 > + - HDMI_TX2 > + - HDMI_TX3 > + - if: > + properties: > + function: > + enum: > + - LCDIF > + then: > + properties: > + groups: > + enum: > + - LCDIF > + - if: > + properties: > + function: > + enum: > + - USB0_OTG > + then: > + properties: > + groups: > + enum: > + - USB0_OTG > + - if: > + properties: > + function: > + enum: > + - USB1_OTG > + then: > + properties: > + groups: > + enum: > + - USB1_OTG > + > +required: > + - compatible > + - reg > + - reg-names > + - "#gpio-cells" > + - gpio-controller > + - clocks > + - resets > + > +additionalProperties: false > + > +examples: > + - | > + #include <dt-bindings/pinctrl/sppctl-sp7021.h> > + > + pinctl@9c000100 { > + compatible = "sunplus,sp7021-pctl"; > + reg = <0x9c000100 0x100>, <0x9c000300 0x100>, > + <0x9c0032e4 0x1c>, <0x9c000080 0x20>; > + reg-names = "moon2", "gpioxt", "first", "moon1"; > + gpio-controller; > + #gpio-cells = <2>; > + clocks = <&clkc 0x83>; > + resets = <&rstc 0x73>; > + > + uart0-pins { > + function = "UA0"; > + groups = "UA0"; > + }; > + > + spinand0-pins { > + function = "SPI_NAND"; > + groups = "SPI_NAND"; > + }; > + > + uart1-pins { > + sunplus,pins = < > + SPPCTL_IOPAD(11, SPPCTL_PCTL_G_PMUX, MUXF_UA1_TX, 0) > + SPPCTL_IOPAD(10, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RX, 0) > + >; > + }; > + > + uart2-pins { > + sunplus,pins = < > + SPPCTL_IOPAD(20, SPPCTL_PCTL_G_PMUX, MUXF_UA1_TX, 0) > + SPPCTL_IOPAD(21, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RX, 0) > + SPPCTL_IOPAD(22, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RTS, 0) > + SPPCTL_IOPAD(23, SPPCTL_PCTL_G_PMUX, MUXF_UA1_CTS, 0) > + >; > + }; > + > + emmc-pins { > + function = "CARD0_EMMC"; > + groups = "CARD0_EMMC"; > + }; > + > + sdcard-pins { > + function = "SD_CARD"; > + groups = "SD_CARD"; > + sunplus,pins = < SPPCTL_IOPAD(91, SPPCTL_PCTL_G_GPIO, 0, 0) >; > + }; > + > + hdmi_A_tx1-pins { > + function = "HDMI_TX"; > + groups = "HDMI_TX1"; > + }; > + hdmi_A_tx2-pins { > + function = "HDMI_TX"; > + groups = "HDMI_TX2"; > + }; > + hdmi_A_tx3-pins { > + function = "HDMI_TX"; > + groups = "HDMI_TX3"; > + }; > + > + ethernet-pins { > + sunplus,pins = < > + SPPCTL_IOPAD(49,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_CLK_OUT,0) > + SPPCTL_IOPAD(44,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_MAC_SMI_MDC,0) > + SPPCTL_IOPAD(43,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_MAC_SMI_MDIO,0) > + SPPCTL_IOPAD(52,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXEN,0) > + SPPCTL_IOPAD(50,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXD0,0) > + SPPCTL_IOPAD(51,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXD1,0) > + SPPCTL_IOPAD(46,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_CRSDV,0) > + SPPCTL_IOPAD(47,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXD0,0) > + SPPCTL_IOPAD(48,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXD1,0) > + >; > + sunplus,zero_func = < > + MUXF_L2SW_LED_FLASH0 > + MUXF_L2SW_LED_ON0 > + MUXF_L2SW_P0_MAC_RMII_RXER > + >; > + }; > + }; > +... > diff --git a/MAINTAINERS b/MAINTAINERS > index 8912b2c..6b1cfc2 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -15127,6 +15127,15 @@ L: linux-omap@vger.kernel.org > S: Maintained > F: drivers/pinctrl/pinctrl-single.c > > +PIN CONTROLLER - SUNPLUS / TIBBO > +M: Dvorkin Dmitry <dvorkin@tibbo.com> > +M: Wells Lu <wellslutw@gmail.com> > +L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) > +S: Maintained > +W: https://sunplus-tibbo.atlassian.net/wiki/spaces/doc/overview > +F: Documentation/devicetree/bindings/pinctrl/sunplus,* > +F: include/dt-bindings/pinctrl/sppctl* > + > PKTCDVD DRIVER > M: linux-block@vger.kernel.org > S: Orphan > diff --git a/include/dt-bindings/pinctrl/sppctl-sp7021.h b/include/dt-bindings/pinctrl/sppctl-sp7021.h > new file mode 100644 > index 0000000..8299ca1 > --- /dev/null > +++ b/include/dt-bindings/pinctrl/sppctl-sp7021.h > @@ -0,0 +1,171 @@ > +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > +/* Sunplus SP7021 dt-bindings Pinctrl header file > + * Copyright (C) Sunplus Tech/Tibbo Tech. > + * Author: Dvorkin Dmitry <dvorkin@tibbo.com> > + */ > + > +#ifndef __DT_BINDINGS_PINCTRL_SPPCTL_SP7021_H__ > +#define __DT_BINDINGS_PINCTRL_SPPCTL_SP7021_H__ > + > +#include <dt-bindings/pinctrl/sppctl.h> > + > +/* Please don't change the order of the > + * following defines. They are based on > + * order of control register define of > + * MOON1 ~ MOON4 registers. > + */ > +#define MUXF_L2SW_CLK_OUT 0 > +#define MUXF_L2SW_MAC_SMI_MDC 1 > +#define MUXF_L2SW_LED_FLASH0 2 > +#define MUXF_L2SW_LED_FLASH1 3 > +#define MUXF_L2SW_LED_ON0 4 > +#define MUXF_L2SW_LED_ON1 5 > +#define MUXF_L2SW_MAC_SMI_MDIO 6 > +#define MUXF_L2SW_P0_MAC_RMII_TXEN 7 > +#define MUXF_L2SW_P0_MAC_RMII_TXD0 8 > +#define MUXF_L2SW_P0_MAC_RMII_TXD1 9 > +#define MUXF_L2SW_P0_MAC_RMII_CRSDV 10 > +#define MUXF_L2SW_P0_MAC_RMII_RXD0 11 > +#define MUXF_L2SW_P0_MAC_RMII_RXD1 12 > +#define MUXF_L2SW_P0_MAC_RMII_RXER 13 > +#define MUXF_L2SW_P1_MAC_RMII_TXEN 14 > +#define MUXF_L2SW_P1_MAC_RMII_TXD0 15 > +#define MUXF_L2SW_P1_MAC_RMII_TXD1 16 > +#define MUXF_L2SW_P1_MAC_RMII_CRSDV 17 > +#define MUXF_L2SW_P1_MAC_RMII_RXD0 18 > +#define MUXF_L2SW_P1_MAC_RMII_RXD1 19 > +#define MUXF_L2SW_P1_MAC_RMII_RXER 20 > +#define MUXF_DAISY_MODE 21 > +#define MUXF_SDIO_CLK 22 > +#define MUXF_SDIO_CMD 23 > +#define MUXF_SDIO_D0 24 > +#define MUXF_SDIO_D1 25 > +#define MUXF_SDIO_D2 26 > +#define MUXF_SDIO_D3 27 > +#define MUXF_PWM0 28 > +#define MUXF_PWM1 29 > +#define MUXF_PWM2 30 > +#define MUXF_PWM3 31 > +#define MUXF_PWM4 32 > +#define MUXF_PWM5 33 > +#define MUXF_PWM6 34 > +#define MUXF_PWM7 35 > +#define MUXF_ICM0_D 36 > +#define MUXF_ICM1_D 37 > +#define MUXF_ICM2_D 38 > +#define MUXF_ICM3_D 39 > +#define MUXF_ICM0_CLK 40 > +#define MUXF_ICM1_CLK 41 > +#define MUXF_ICM2_CLK 42 > +#define MUXF_ICM3_CLK 43 > +#define MUXF_SPIM0_INT 44 > +#define MUXF_SPIM0_CLK 45 > +#define MUXF_SPIM0_EN 46 > +#define MUXF_SPIM0_DO 47 > +#define MUXF_SPIM0_DI 48 > +#define MUXF_SPIM1_INT 49 > +#define MUXF_SPIM1_CLK 50 > +#define MUXF_SPIM1_EN 51 > +#define MUXF_SPIM1_DO 52 > +#define MUXF_SPIM1_DI 53 > +#define MUXF_SPIM2_INT 54 > +#define MUXF_SPIM2_CLK 55 > +#define MUXF_SPIM2_EN 56 > +#define MUXF_SPIM2_DO 57 > +#define MUXF_SPIM2_DI 58 > +#define MUXF_SPIM3_INT 59 > +#define MUXF_SPIM3_CLK 60 > +#define MUXF_SPIM3_EN 61 > +#define MUXF_SPIM3_DO 62 > +#define MUXF_SPIM3_DI 63 > +#define MUXF_SPI0S_INT 64 > +#define MUXF_SPI0S_CLK 65 > +#define MUXF_SPI0S_EN 66 > +#define MUXF_SPI0S_DO 67 > +#define MUXF_SPI0S_DI 68 > +#define MUXF_SPI1S_INT 69 > +#define MUXF_SPI1S_CLK 70 > +#define MUXF_SPI1S_EN 71 > +#define MUXF_SPI1S_DO 72 > +#define MUXF_SPI1S_DI 73 > +#define MUXF_SPI2S_INT 74 > +#define MUXF_SPI2S_CLK 75 > +#define MUXF_SPI2S_EN 76 > +#define MUXF_SPI2S_DO 77 > +#define MUXF_SPI2S_DI 78 > +#define MUXF_SPI3S_INT 79 > +#define MUXF_SPI3S_CLK 80 > +#define MUXF_SPI3S_EN 81 > +#define MUXF_SPI3S_DO 82 > +#define MUXF_SPI3S_DI 83 > +#define MUXF_I2CM0_CLK 84 > +#define MUXF_I2CM0_DAT 85 > +#define MUXF_I2CM1_CLK 86 > +#define MUXF_I2CM1_DAT 87 > +#define MUXF_I2CM2_CLK 88 > +#define MUXF_I2CM2_DAT 89 > +#define MUXF_I2CM3_CLK 90 > +#define MUXF_I2CM3_DAT 91 > +#define MUXF_UA1_TX 92 > +#define MUXF_UA1_RX 93 > +#define MUXF_UA1_CTS 94 > +#define MUXF_UA1_RTS 95 > +#define MUXF_UA2_TX 96 > +#define MUXF_UA2_RX 97 > +#define MUXF_UA2_CTS 98 > +#define MUXF_UA2_RTS 99 > +#define MUXF_UA3_TX 100 > +#define MUXF_UA3_RX 101 > +#define MUXF_UA3_CTS 102 > +#define MUXF_UA3_RTS 103 > +#define MUXF_UA4_TX 104 > +#define MUXF_UA4_RX 105 > +#define MUXF_UA4_CTS 106 > +#define MUXF_UA4_RTS 107 > +#define MUXF_TIMER0_INT 108 > +#define MUXF_TIMER1_INT 109 > +#define MUXF_TIMER2_INT 110 > +#define MUXF_TIMER3_INT 111 > +#define MUXF_GPIO_INT0 112 > +#define MUXF_GPIO_INT1 113 > +#define MUXF_GPIO_INT2 114 > +#define MUXF_GPIO_INT3 115 > +#define MUXF_GPIO_INT4 116 > +#define MUXF_GPIO_INT5 117 > +#define MUXF_GPIO_INT6 118 > +#define MUXF_GPIO_INT7 119 > + > +#define GROP_SPI_FLASH 120 > +#define GROP_SPI_FLASH_4BIT 121 > +#define GROP_SPI_NAND 122 > +#define GROP_CARD0_EMMC 123 > +#define GROP_SD_CARD 124 > +#define GROP_UA0 125 > +#define GROP_ACHIP_DEBUG 126 > +#define GROP_ACHIP_UA2AXI 127 > +#define GROP_FPGA_IFX 128 > +#define GROP_HDMI_TX 129 > +#define GROP_AUD_EXT_ADC_IFX0 130 > +#define GROP_AUD_EXT_DAC_IFX0 131 > +#define GROP_SPDIF_RX 132 > +#define GROP_SPDIF_TX 133 > +#define GROP_TDMTX_IFX0 134 > +#define GROP_TDMRX_IFX0 135 > +#define GROP_PDMRX_IFX0 136 > +#define GROP_PCM_IEC_TX 137 > +#define GROP_LCDIF 138 > +#define GROP_DVD_DSP_DEBUG 139 > +#define GROP_I2C_DEBUG 140 > +#define GROP_I2C_SLAVE 141 > +#define GROP_WAKEUP 142 > +#define GROP_UART2AXI 143 > +#define GROP_USB0_I2C 144 > +#define GROP_USB1_I2C 145 > +#define GROP_USB0_OTG 146 > +#define GROP_USB1_OTG 147 > +#define GROP_UPHY0_DEBUG 148 > +#define GROP_UPHY1_DEBUG 149 > +#define GROP_UPHY0_EXT 150 > +#define GROP_PROBE_PORT 151 > + > +#endif > diff --git a/include/dt-bindings/pinctrl/sppctl.h b/include/dt-bindings/pinctrl/sppctl.h > new file mode 100644 > index 0000000..8bf5457 > --- /dev/null > +++ b/include/dt-bindings/pinctrl/sppctl.h > @@ -0,0 +1,30 @@ > +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > +/* Sunplus dt-bindings Pinctrl header file > + * Copyright (C) Sunplus Tech / Tibbo Tech. > + * Author: Dvorkin Dmitry <dvorkin@tibbo.com> > + */ > + > +#ifndef __DT_BINDINGS_PINCTRL_SPPCTL_H__ > +#define __DT_BINDINGS_PINCTRL_SPPCTL_H__ > + > +#define IOP_G_MASTE (0x01 << 0) > +#define IOP_G_FIRST (0x01 << 1) > + > +#define SPPCTL_PCTL_G_PMUX (0x00 | IOP_G_MASTE) > +#define SPPCTL_PCTL_G_GPIO (IOP_G_FIRST | IOP_G_MASTE) > +#define SPPCTL_PCTL_G_IOPP (IOP_G_FIRST | 0x00) > + > +#define SPPCTL_PCTL_L_OUT (0x01 << 0) /* Output LOW */ > +#define SPPCTL_PCTL_L_OU1 (0x01 << 1) /* Output HIGH */ > +#define SPPCTL_PCTL_L_INV (0x01 << 2) /* Input Invert */ > +#define SPPCTL_PCTL_L_ONV (0x01 << 3) /* Output Invert */ > +#define SPPCTL_PCTL_L_ODR (0x01 << 4) /* Output Open Drain */ > + > +/* > + * pack into 32-bit value: > + * pin#(8bit), typ(8bit), function(8bit), flag(8bit) > + */ > +#define SPPCTL_IOPAD(pin, typ, fun, flg) (((pin) << 24) | ((typ) << 16) | \ > + ((fun) << 8) | (flg)) > + > +#endif > -- > 2.7.4 > > ^ permalink raw reply [flat|nested] 20+ messages in thread
* RE: [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 2021-12-27 16:10 ` Rob Herring @ 2021-12-27 17:36 ` Wells Lu 呂芳騰 0 siblings, 0 replies; 20+ messages in thread From: Wells Lu 呂芳騰 @ 2021-12-27 17:36 UTC (permalink / raw) To: Rob Herring, Wells Lu Cc: linus.walleij, linux-gpio, linux-kernel, devicetree, linux-arm-kernel, dvorkin Hi Rob, Thanks a lot for review. Please see my replies below: > > Add dt-bindings header files and documentation for Sunplus SP7021 SoC. > > > > Signed-off-by: Wells Lu <wellslutw@gmail.com> > > --- > > Changes in V5 > > - Removed "GPIOXT2" registers > > > > .../bindings/pinctrl/sunplus,sp7021-pinctrl.yaml | 373 +++++++++++++++++++++ > > MAINTAINERS | 9 + > > include/dt-bindings/pinctrl/sppctl-sp7021.h | 171 ++++++++++ > > include/dt-bindings/pinctrl/sppctl.h | 30 ++ > > 4 files changed, 583 insertions(+) > > create mode 100644 > > Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yaml > > create mode 100644 include/dt-bindings/pinctrl/sppctl-sp7021.h > > create mode 100644 include/dt-bindings/pinctrl/sppctl.h > > > > diff --git > > a/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yam > > l > > b/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl.yam > > l > > new file mode 100644 > > index 0000000..2672169 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/pinctrl/sunplus,sp7021-pinctrl > > +++ .yaml > > @@ -0,0 +1,373 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) # Copyright > > +(C) Sunplus Co., Ltd. > > +%YAML 1.2 > > +--- > > +$id: > > +http://devicetree.org/schemas/pinctrl/sunplus,sp7021-pinctrl.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Sunplus SP7021 Pin Controller Device Tree Bindings > > + > > +maintainers: > > + - Dvorkin Dmitry <dvorkin@tibbo.com> > > + - Wells Lu <wellslutw@gmail.com> > > + > > +description: | > > + The Sunplus SP7021 pin controller is used to control SoC pins. > > +Please > > + refer to pinctrl-bindings.txt in this directory for details of the > > +common > > + pinctrl bindings used by client devices. > > + > > + SP7021 has 99 digital GPIO pins which are numbered from GPIO 0 to > > + 98. All are multiplexed with some special function pins. SP7021 has > > + 3 types of special function pins: > > + > > + (1) function-group pins: > > + Ex 1 (SPI-NOR flash): > > + If control-field SPI_FLASH_SEL is set to 1, GPIO 83, 84, 86 and 87 > > + will be pins of SPI-NOR flash. If it is set to 2, GPIO 76, 78, 79 > > + and 81 will be pins of SPI-NOR flash. > > + > > + Ex 2 (UART_0): > > + If control-bit UA0_SEL is set to 1, GPIO 88 and 89 will be TX and > > + RX pins of UART_0 (UART channel 0). > > + > > + Ex 3 (eMMC): > > + If control-bit EMMC_SEL is set to 1, GPIO 72, 73, 74, 75, 76, 77, > > + 78, 79, 80, 81 will be pins of an eMMC device. > > + > > + Properties "function" and "groups" are used to select function-group > > + pins. > > + > > + (2) fully pin-mux (like phone exchange mux) pins: > > + GPIO 8 to 71 are 'fully pin-mux' pins. Any pins of peripherals of > > + SP7021 (ex: UART_1, UART_2, UART_3, UART_4, I2C_0, I2C_1, and etc.) > > + can be routed to any pins of fully pin-mux pins. > > + > > + Ex 1 (UART channel 1): > > + If control-field UA1_TX_SEL is set to 3, TX pin of UART_1 will be > > + routed to GPIO 10 (3 - 1 + 8 = 10). > > + If control-field UA1_RX_SEL is set to 4, RX pin of UART_1 will be > > + routed to GPIO 11 (4 - 1 + 8 = 11). > > + If control-field UA1_RTS_SEL is set to 5, RTS pin of UART_1 will > > + be routed to GPIO 12 (5 - 1 + 8 = 12). > > + If control-field UA1_CTS_SEL is set to 6, CTS pin of UART_1 will > > + be routed to GPIO 13 (6 - 1 + 8 = 13). > > + > > + Ex 2 (I2C channel 0): > > + If control-field I2C0_CLK_SEL is set to 20, CLK pin of I2C_0 will > > + be routed to GPIO 27 (20 - 1 + 8 = 27). > > + If control-field I2C0_DATA_SEL is set to 21, DATA pin of I2C_0 > > + will be routed to GPIO 28 (21 - 1 + 9 = 28). > > + > > + Totally, SP7021 has 120 peripheral pins. The peripheral pins can be > > + routed to any of 64 'fully pin-mux' pins. > > + > > + (3) I/O processor pins > > + SP7021 has a built-in I/O processor. > > + Any GPIO pins (GPIO 0 to 98) can be set to pins of I/O processor. > > + > > + Vendor property "sunplus,pins" is used to select "fully pin-mux" > > + pins, "I/O processor pins" and "digital GPIO" pins. > > + > > + The device node of pin controller of Sunplus SP7021 has following > > + properties. > > + > > +properties: > > + compatible: > > + const: sunplus,sp7021-pctl > > + > > + gpio-controller: true > > + > > + '#gpio-cells': > > + const: 2 > > + > > + reg: > > + items: > > + - description: the MOON2 registers > > + - description: the GPIOXT registers > > + - description: the FIRST registers > > + - description: the MOON1 registers > > + > > + reg-names: > > + items: > > + - const: moon2 > > + - const: gpioxt > > + - const: first > > + - const: moon1 > > + > > + clocks: > > + maxItems: 1 > > + > > + resets: > > + maxItems: 1 > > + > > +patternProperties: > > + '-pins$': > > + type: object > > + description: | > > + A pinctrl node should contain at least one subnodes representing the > > + pins or function-pins group available on the machine. Each subnode > > + will list the pins it needs, and how they should be configured. > > + > > + Pinctrl node's client devices use subnodes for desired pin > > + configuration. Client device subnodes use below standard properties. > > Need a $ref to pinmux-node.yaml I'll add "$ref to pinmux-node.yaml" next patch. > > + > > + properties: > > + sunplus,pins: > > Can't you just use 'pins' here? No, property "sunplus,pins" defined here is different from standard property "pins". Mr. Linus Walleij asked me to add "sunplus," prefix. > > + description: | > > + Define 'sunplus,pins' which are used by pinctrl node's client > > + device. > > + > > + It consists of one or more integers which represents the config > > + setting for corresponding pin. Each integer defines a individual > > + pin in which: > > + > > + Bit 32~24: defines GPIO number. Its range is 0 ~ 98. > > + Bit 23~16: defines types: (1) fully pin-mux pins > > + (2) IO processor pins > > + (3) digital GPIO pins > > + Bit 15~8: defines pins of peripherals (which are defined in > > + 'include/dt-binging/pinctrl/sppctl.h'). > > + Bit 7~0: defines types or initial-state of digital GPIO pins. > > + > > + Please use macro SPPCTL_IOPAD to define the integers for pins. > > + > > + $ref: /schemas/types.yaml#/definitions/uint32-array > > + > > + function: > > + description: | > > + Define pin-function which is used by pinctrl node's client device. > > + The name should be one of string in the following enumeration. > > + $ref: "/schemas/types.yaml#/definitions/string" > > + enum: [ SPI_FLASH, SPI_FLASH_4BIT, SPI_NAND, CARD0_EMMC, SD_CARD, > > + UA0, FPGA_IFX, HDMI_TX, LCDIF, USB0_OTG, USB1_OTG ] > > + > > + groups: > > + description: | > > + Define pin-group in a specified pin-function. > > + The name should be one of string in the following enumeration. > > + $ref: "/schemas/types.yaml#/definitions/string" > > + enum: [ SPI_FLASH1, SPI_FLASH2, SPI_FLASH_4BIT1, SPI_FLASH_4BIT2, > > + SPI_NAND, CARD0_EMMC, SD_CARD, UA0, FPGA_IFX, HDMI_TX1, > > + HDMI_TX2, HDMI_TX3, LCDIF, USB0_OTG, USB1_OTG ] > > + > > + sunplus,zero_func: > > Don't use '_' in property names. I'll rename it to "sunplus,zerofunc" next patch. > > + description: | > > + This is a vendor specific property. It is used to disable pins > > + which are not used by pinctrl node's client device. > > + Some pins may be enabled by boot-loader. We can use this > > + property to disable them. > > + $ref: /schemas/types.yaml#/definitions/uint32-array > > IMO, disabled pins should be unused by the board design, not ones the bootloader failed > to disable. I am sorry. I don't understand this comment. Could I have more explanation? What is IMO? The property "sunplus,zerofunc" is used to disable pins which are enabled by boot-loader. For example, boot-loader, U-Boot, enables a set of I2C pins. The I2C pins keep enabled when Linux boot up. We can use "sunplus,zerofunc" to disable the I2C pins in Linux. > > + > > + additionalProperties: false > > + > > + allOf: > > + - if: > > + properties: > > + function: > > + enum: > > + - SPI_FLASH > > + then: > > + properties: > > + groups: > > + enum: > > + - SPI_FLASH1 > > + - SPI_FLASH2 > > + - if: > > + properties: > > + function: > > + enum: > > + - SPI_FLASH_4BIT > > + then: > > + properties: > > + groups: > > + enum: > > + - SPI_FLASH_4BIT1 > > + - SPI_FLASH_4BIT2 > > + - if: > > + properties: > > + function: > > + enum: > > + - SPI_NAND > > + then: > > + properties: > > + groups: > > + enum: > > + - SPI_NAND > > + - if: > > + properties: > > + function: > > + enum: > > + - CARD0_EMMC > > + then: > > + properties: > > + groups: > > + enum: > > + - CARD0_EMMC > > + - if: > > + properties: > > + function: > > + enum: > > + - SD_CARD > > + then: > > + properties: > > + groups: > > + enum: > > + - SD_CARD > > + - if: > > + properties: > > + function: > > + enum: > > + - UA0 > > + then: > > + properties: > > + groups: > > + enum: > > + - UA0 > > + - if: > > + properties: > > + function: > > + enum: > > + - FPGA_IFX > > + then: > > + properties: > > + groups: > > + enum: > > + - FPGA_IFX > > + - if: > > + properties: > > + function: > > + enum: > > + - HDMI_TX > > + then: > > + properties: > > + groups: > > + enum: > > + - HDMI_TX1 > > + - HDMI_TX2 > > + - HDMI_TX3 > > + - if: > > + properties: > > + function: > > + enum: > > + - LCDIF > > + then: > > + properties: > > + groups: > > + enum: > > + - LCDIF > > + - if: > > + properties: > > + function: > > + enum: > > + - USB0_OTG > > + then: > > + properties: > > + groups: > > + enum: > > + - USB0_OTG > > + - if: > > + properties: > > + function: > > + enum: > > + - USB1_OTG > > + then: > > + properties: > > + groups: > > + enum: > > + - USB1_OTG > > + > > +required: > > + - compatible > > + - reg > > + - reg-names > > + - "#gpio-cells" > > + - gpio-controller > > + - clocks > > + - resets > > + > > +additionalProperties: false > > + > > +examples: > > + - | > > + #include <dt-bindings/pinctrl/sppctl-sp7021.h> > > + > > + pinctl@9c000100 { > > + compatible = "sunplus,sp7021-pctl"; > > + reg = <0x9c000100 0x100>, <0x9c000300 0x100>, > > + <0x9c0032e4 0x1c>, <0x9c000080 0x20>; > > + reg-names = "moon2", "gpioxt", "first", "moon1"; > > + gpio-controller; > > + #gpio-cells = <2>; > > + clocks = <&clkc 0x83>; > > + resets = <&rstc 0x73>; > > + > > + uart0-pins { > > + function = "UA0"; > > + groups = "UA0"; > > + }; > > + > > + spinand0-pins { > > + function = "SPI_NAND"; > > + groups = "SPI_NAND"; > > + }; > > + > > + uart1-pins { > > + sunplus,pins = < > > + SPPCTL_IOPAD(11, SPPCTL_PCTL_G_PMUX, MUXF_UA1_TX, 0) > > + SPPCTL_IOPAD(10, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RX, 0) > > + >; > > + }; > > + > > + uart2-pins { > > + sunplus,pins = < > > + SPPCTL_IOPAD(20, SPPCTL_PCTL_G_PMUX, MUXF_UA1_TX, 0) > > + SPPCTL_IOPAD(21, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RX, 0) > > + SPPCTL_IOPAD(22, SPPCTL_PCTL_G_PMUX, MUXF_UA1_RTS, 0) > > + SPPCTL_IOPAD(23, SPPCTL_PCTL_G_PMUX, MUXF_UA1_CTS, 0) > > + >; > > + }; > > + > > + emmc-pins { > > + function = "CARD0_EMMC"; > > + groups = "CARD0_EMMC"; > > + }; > > + > > + sdcard-pins { > > + function = "SD_CARD"; > > + groups = "SD_CARD"; > > + sunplus,pins = < SPPCTL_IOPAD(91, SPPCTL_PCTL_G_GPIO, 0, 0) >; > > + }; > > + > > + hdmi_A_tx1-pins { > > + function = "HDMI_TX"; > > + groups = "HDMI_TX1"; > > + }; > > + hdmi_A_tx2-pins { > > + function = "HDMI_TX"; > > + groups = "HDMI_TX2"; > > + }; > > + hdmi_A_tx3-pins { > > + function = "HDMI_TX"; > > + groups = "HDMI_TX3"; > > + }; > > + > > + ethernet-pins { > > + sunplus,pins = < > > + SPPCTL_IOPAD(49,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_CLK_OUT,0) > > + SPPCTL_IOPAD(44,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_MAC_SMI_MDC,0) > > + SPPCTL_IOPAD(43,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_MAC_SMI_MDIO,0) > > + SPPCTL_IOPAD(52,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXEN,0) > > + SPPCTL_IOPAD(50,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXD0,0) > > + SPPCTL_IOPAD(51,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXD1,0) > > + SPPCTL_IOPAD(46,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_CRSDV,0) > > + SPPCTL_IOPAD(47,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXD0,0) > > + SPPCTL_IOPAD(48,SPPCTL_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXD1,0) > > + >; > > + sunplus,zero_func = < > > + MUXF_L2SW_LED_FLASH0 > > + MUXF_L2SW_LED_ON0 > > + MUXF_L2SW_P0_MAC_RMII_RXER > > + >; > > + }; > > + }; > > +... > > diff --git a/MAINTAINERS b/MAINTAINERS index 8912b2c..6b1cfc2 100644 > > --- a/MAINTAINERS > > +++ b/MAINTAINERS > > @@ -15127,6 +15127,15 @@ L: linux-omap@vger.kernel.org > > S: Maintained > > F: drivers/pinctrl/pinctrl-single.c > > > > +PIN CONTROLLER - SUNPLUS / TIBBO > > +M: Dvorkin Dmitry <dvorkin@tibbo.com> > > +M: Wells Lu <wellslutw@gmail.com> > > +L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) > > +S: Maintained > > +W: https://sunplus-tibbo.atlassian.net/wiki/spaces/doc/overview > > +F: Documentation/devicetree/bindings/pinctrl/sunplus,* > > +F: include/dt-bindings/pinctrl/sppctl* > > + > > PKTCDVD DRIVER > > M: linux-block@vger.kernel.org > > S: Orphan > > diff --git a/include/dt-bindings/pinctrl/sppctl-sp7021.h > > b/include/dt-bindings/pinctrl/sppctl-sp7021.h > > new file mode 100644 > > index 0000000..8299ca1 > > --- /dev/null > > +++ b/include/dt-bindings/pinctrl/sppctl-sp7021.h > > @@ -0,0 +1,171 @@ > > +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > > +/* Sunplus SP7021 dt-bindings Pinctrl header file > > + * Copyright (C) Sunplus Tech/Tibbo Tech. > > + * Author: Dvorkin Dmitry <dvorkin@tibbo.com> */ > > + > > +#ifndef __DT_BINDINGS_PINCTRL_SPPCTL_SP7021_H__ > > +#define __DT_BINDINGS_PINCTRL_SPPCTL_SP7021_H__ > > + > > +#include <dt-bindings/pinctrl/sppctl.h> > > + > > +/* Please don't change the order of the > > + * following defines. They are based on > > + * order of control register define of > > + * MOON1 ~ MOON4 registers. > > + */ > > +#define MUXF_L2SW_CLK_OUT 0 > > +#define MUXF_L2SW_MAC_SMI_MDC 1 > > +#define MUXF_L2SW_LED_FLASH0 2 > > +#define MUXF_L2SW_LED_FLASH1 3 > > +#define MUXF_L2SW_LED_ON0 4 > > +#define MUXF_L2SW_LED_ON1 5 > > +#define MUXF_L2SW_MAC_SMI_MDIO 6 > > +#define MUXF_L2SW_P0_MAC_RMII_TXEN 7 > > +#define MUXF_L2SW_P0_MAC_RMII_TXD0 8 > > +#define MUXF_L2SW_P0_MAC_RMII_TXD1 9 > > +#define MUXF_L2SW_P0_MAC_RMII_CRSDV 10 > > +#define MUXF_L2SW_P0_MAC_RMII_RXD0 11 > > +#define MUXF_L2SW_P0_MAC_RMII_RXD1 12 > > +#define MUXF_L2SW_P0_MAC_RMII_RXER 13 > > +#define MUXF_L2SW_P1_MAC_RMII_TXEN 14 > > +#define MUXF_L2SW_P1_MAC_RMII_TXD0 15 > > +#define MUXF_L2SW_P1_MAC_RMII_TXD1 16 > > +#define MUXF_L2SW_P1_MAC_RMII_CRSDV 17 > > +#define MUXF_L2SW_P1_MAC_RMII_RXD0 18 > > +#define MUXF_L2SW_P1_MAC_RMII_RXD1 19 > > +#define MUXF_L2SW_P1_MAC_RMII_RXER 20 > > +#define MUXF_DAISY_MODE 21 > > +#define MUXF_SDIO_CLK 22 > > +#define MUXF_SDIO_CMD 23 > > +#define MUXF_SDIO_D0 24 > > +#define MUXF_SDIO_D1 25 > > +#define MUXF_SDIO_D2 26 > > +#define MUXF_SDIO_D3 27 > > +#define MUXF_PWM0 28 > > +#define MUXF_PWM1 29 > > +#define MUXF_PWM2 30 > > +#define MUXF_PWM3 31 > > +#define MUXF_PWM4 32 > > +#define MUXF_PWM5 33 > > +#define MUXF_PWM6 34 > > +#define MUXF_PWM7 35 > > +#define MUXF_ICM0_D 36 > > +#define MUXF_ICM1_D 37 > > +#define MUXF_ICM2_D 38 > > +#define MUXF_ICM3_D 39 > > +#define MUXF_ICM0_CLK 40 > > +#define MUXF_ICM1_CLK 41 > > +#define MUXF_ICM2_CLK 42 > > +#define MUXF_ICM3_CLK 43 > > +#define MUXF_SPIM0_INT 44 > > +#define MUXF_SPIM0_CLK 45 > > +#define MUXF_SPIM0_EN 46 > > +#define MUXF_SPIM0_DO 47 > > +#define MUXF_SPIM0_DI 48 > > +#define MUXF_SPIM1_INT 49 > > +#define MUXF_SPIM1_CLK 50 > > +#define MUXF_SPIM1_EN 51 > > +#define MUXF_SPIM1_DO 52 > > +#define MUXF_SPIM1_DI 53 > > +#define MUXF_SPIM2_INT 54 > > +#define MUXF_SPIM2_CLK 55 > > +#define MUXF_SPIM2_EN 56 > > +#define MUXF_SPIM2_DO 57 > > +#define MUXF_SPIM2_DI 58 > > +#define MUXF_SPIM3_INT 59 > > +#define MUXF_SPIM3_CLK 60 > > +#define MUXF_SPIM3_EN 61 > > +#define MUXF_SPIM3_DO 62 > > +#define MUXF_SPIM3_DI 63 > > +#define MUXF_SPI0S_INT 64 > > +#define MUXF_SPI0S_CLK 65 > > +#define MUXF_SPI0S_EN 66 > > +#define MUXF_SPI0S_DO 67 > > +#define MUXF_SPI0S_DI 68 > > +#define MUXF_SPI1S_INT 69 > > +#define MUXF_SPI1S_CLK 70 > > +#define MUXF_SPI1S_EN 71 > > +#define MUXF_SPI1S_DO 72 > > +#define MUXF_SPI1S_DI 73 > > +#define MUXF_SPI2S_INT 74 > > +#define MUXF_SPI2S_CLK 75 > > +#define MUXF_SPI2S_EN 76 > > +#define MUXF_SPI2S_DO 77 > > +#define MUXF_SPI2S_DI 78 > > +#define MUXF_SPI3S_INT 79 > > +#define MUXF_SPI3S_CLK 80 > > +#define MUXF_SPI3S_EN 81 > > +#define MUXF_SPI3S_DO 82 > > +#define MUXF_SPI3S_DI 83 > > +#define MUXF_I2CM0_CLK 84 > > +#define MUXF_I2CM0_DAT 85 > > +#define MUXF_I2CM1_CLK 86 > > +#define MUXF_I2CM1_DAT 87 > > +#define MUXF_I2CM2_CLK 88 > > +#define MUXF_I2CM2_DAT 89 > > +#define MUXF_I2CM3_CLK 90 > > +#define MUXF_I2CM3_DAT 91 > > +#define MUXF_UA1_TX 92 > > +#define MUXF_UA1_RX 93 > > +#define MUXF_UA1_CTS 94 > > +#define MUXF_UA1_RTS 95 > > +#define MUXF_UA2_TX 96 > > +#define MUXF_UA2_RX 97 > > +#define MUXF_UA2_CTS 98 > > +#define MUXF_UA2_RTS 99 > > +#define MUXF_UA3_TX 100 > > +#define MUXF_UA3_RX 101 > > +#define MUXF_UA3_CTS 102 > > +#define MUXF_UA3_RTS 103 > > +#define MUXF_UA4_TX 104 > > +#define MUXF_UA4_RX 105 > > +#define MUXF_UA4_CTS 106 > > +#define MUXF_UA4_RTS 107 > > +#define MUXF_TIMER0_INT 108 > > +#define MUXF_TIMER1_INT 109 > > +#define MUXF_TIMER2_INT 110 > > +#define MUXF_TIMER3_INT 111 > > +#define MUXF_GPIO_INT0 112 > > +#define MUXF_GPIO_INT1 113 > > +#define MUXF_GPIO_INT2 114 > > +#define MUXF_GPIO_INT3 115 > > +#define MUXF_GPIO_INT4 116 > > +#define MUXF_GPIO_INT5 117 > > +#define MUXF_GPIO_INT6 118 > > +#define MUXF_GPIO_INT7 119 > > + > > +#define GROP_SPI_FLASH 120 > > +#define GROP_SPI_FLASH_4BIT 121 > > +#define GROP_SPI_NAND 122 > > +#define GROP_CARD0_EMMC 123 > > +#define GROP_SD_CARD 124 > > +#define GROP_UA0 125 > > +#define GROP_ACHIP_DEBUG 126 > > +#define GROP_ACHIP_UA2AXI 127 > > +#define GROP_FPGA_IFX 128 > > +#define GROP_HDMI_TX 129 > > +#define GROP_AUD_EXT_ADC_IFX0 130 > > +#define GROP_AUD_EXT_DAC_IFX0 131 > > +#define GROP_SPDIF_RX 132 > > +#define GROP_SPDIF_TX 133 > > +#define GROP_TDMTX_IFX0 134 > > +#define GROP_TDMRX_IFX0 135 > > +#define GROP_PDMRX_IFX0 136 > > +#define GROP_PCM_IEC_TX 137 > > +#define GROP_LCDIF 138 > > +#define GROP_DVD_DSP_DEBUG 139 > > +#define GROP_I2C_DEBUG 140 > > +#define GROP_I2C_SLAVE 141 > > +#define GROP_WAKEUP 142 > > +#define GROP_UART2AXI 143 > > +#define GROP_USB0_I2C 144 > > +#define GROP_USB1_I2C 145 > > +#define GROP_USB0_OTG 146 > > +#define GROP_USB1_OTG 147 > > +#define GROP_UPHY0_DEBUG 148 > > +#define GROP_UPHY1_DEBUG 149 > > +#define GROP_UPHY0_EXT 150 > > +#define GROP_PROBE_PORT 151 > > + > > +#endif > > diff --git a/include/dt-bindings/pinctrl/sppctl.h > > b/include/dt-bindings/pinctrl/sppctl.h > > new file mode 100644 > > index 0000000..8bf5457 > > --- /dev/null > > +++ b/include/dt-bindings/pinctrl/sppctl.h > > @@ -0,0 +1,30 @@ > > +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > > +/* Sunplus dt-bindings Pinctrl header file > > + * Copyright (C) Sunplus Tech / Tibbo Tech. > > + * Author: Dvorkin Dmitry <dvorkin@tibbo.com> */ > > + > > +#ifndef __DT_BINDINGS_PINCTRL_SPPCTL_H__ #define > > +__DT_BINDINGS_PINCTRL_SPPCTL_H__ > > + > > +#define IOP_G_MASTE (0x01 << 0) > > +#define IOP_G_FIRST (0x01 << 1) > > + > > +#define SPPCTL_PCTL_G_PMUX (0x00 | IOP_G_MASTE) > > +#define SPPCTL_PCTL_G_GPIO (IOP_G_FIRST | IOP_G_MASTE) > > +#define SPPCTL_PCTL_G_IOPP (IOP_G_FIRST | 0x00) > > + > > +#define SPPCTL_PCTL_L_OUT (0x01 << 0) /* Output LOW */ > > +#define SPPCTL_PCTL_L_OU1 (0x01 << 1) /* Output HIGH */ > > +#define SPPCTL_PCTL_L_INV (0x01 << 2) /* Input Invert */ > > +#define SPPCTL_PCTL_L_ONV (0x01 << 3) /* Output Invert */ > > +#define SPPCTL_PCTL_L_ODR (0x01 << 4) /* Output Open Drain */ > > + > > +/* > > + * pack into 32-bit value: > > + * pin#(8bit), typ(8bit), function(8bit), flag(8bit) */ > > +#define SPPCTL_IOPAD(pin, typ, fun, flg) (((pin) << 24) | ((typ) << 16) | \ > > + ((fun) << 8) | (flg)) > > + > > +#endif > > -- > > 2.7.4 > > > > ^ permalink raw reply [flat|nested] 20+ messages in thread
* [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2021-12-24 7:42 [PATCH v5 0/2] This is a patch series for pinctrl driver of Sunplus SP7021 SoC Wells Lu 2021-12-24 7:42 ` [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 Wells Lu @ 2021-12-24 7:42 ` Wells Lu 2021-12-25 15:32 ` Andy Shevchenko 1 sibling, 1 reply; 20+ messages in thread From: Wells Lu @ 2021-12-24 7:42 UTC (permalink / raw) To: linus.walleij, linux-gpio, linux-kernel, robh+dt, devicetree, linux-arm-kernel Cc: wells.lu, dvorkin, Wells Lu Add driver for Sunplus SP7021 SoC. Signed-off-by: Wells Lu <wellslutw@gmail.com> --- Changes in V5 - Addedssed comments of Mr. Andy Shevchenko - Re-ordered and added more header files. - Revised comment-style of multi-line. - Added inline functions for GPIO-related registers accesses. - Added lock/unlock for some GPIO operations. - Removed most of dev_dbg() functions. Only keep some for dt node debug. - Added extra comma at end of the last element of constant arraies. - Added 'check_mul_overflow' for devm_kcalloc() function. - Cleaned up code of sppctl_resource_map() function. - Modified and added more comments. - Others - Removed "GPIOXT2" registers MAINTAINERS | 1 + drivers/pinctrl/Kconfig | 1 + drivers/pinctrl/Makefile | 1 + drivers/pinctrl/sunplus/Kconfig | 21 + drivers/pinctrl/sunplus/Makefile | 5 + drivers/pinctrl/sunplus/sppctl.c | 1178 +++++++++++++++++++++++++++++++ drivers/pinctrl/sunplus/sppctl.h | 155 ++++ drivers/pinctrl/sunplus/sppctl_sp7021.c | 584 +++++++++++++++ 8 files changed, 1946 insertions(+) create mode 100644 drivers/pinctrl/sunplus/Kconfig create mode 100644 drivers/pinctrl/sunplus/Makefile create mode 100644 drivers/pinctrl/sunplus/sppctl.c create mode 100644 drivers/pinctrl/sunplus/sppctl.h create mode 100644 drivers/pinctrl/sunplus/sppctl_sp7021.c diff --git a/MAINTAINERS b/MAINTAINERS index 6b1cfc2..e0dca8f 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15134,6 +15134,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained W: https://sunplus-tibbo.atlassian.net/wiki/spaces/doc/overview F: Documentation/devicetree/bindings/pinctrl/sunplus,* +F: drivers/pinctrl/sunplus/ F: include/dt-bindings/pinctrl/sppctl* PKTCDVD DRIVER diff --git a/drivers/pinctrl/Kconfig b/drivers/pinctrl/Kconfig index 6a961d5..5aa4e29 100644 --- a/drivers/pinctrl/Kconfig +++ b/drivers/pinctrl/Kconfig @@ -459,6 +459,7 @@ source "drivers/pinctrl/samsung/Kconfig" source "drivers/pinctrl/spear/Kconfig" source "drivers/pinctrl/sprd/Kconfig" source "drivers/pinctrl/stm32/Kconfig" +source "drivers/pinctrl/sunplus/Kconfig" source "drivers/pinctrl/sunxi/Kconfig" source "drivers/pinctrl/tegra/Kconfig" source "drivers/pinctrl/ti/Kconfig" diff --git a/drivers/pinctrl/Makefile b/drivers/pinctrl/Makefile index 5e63de2..9f1eef3 100644 --- a/drivers/pinctrl/Makefile +++ b/drivers/pinctrl/Makefile @@ -67,6 +67,7 @@ obj-$(CONFIG_PINCTRL_SAMSUNG) += samsung/ obj-$(CONFIG_PINCTRL_SPEAR) += spear/ obj-y += sprd/ obj-$(CONFIG_PINCTRL_STM32) += stm32/ +obj-y += sunplus/ obj-$(CONFIG_PINCTRL_SUNXI) += sunxi/ obj-y += ti/ obj-$(CONFIG_PINCTRL_UNIPHIER) += uniphier/ diff --git a/drivers/pinctrl/sunplus/Kconfig b/drivers/pinctrl/sunplus/Kconfig new file mode 100644 index 0000000..d9291a7 --- /dev/null +++ b/drivers/pinctrl/sunplus/Kconfig @@ -0,0 +1,21 @@ +# SPDX-License-Identifier: GPL-2.0 +# +# Sunplus Pin control driver configuration +# + +config PINCTRL_SPPCTL + bool "Sunplus SP7021 PinMux and GPIO driver" + depends on SOC_SP7021 + depends on OF && HAS_IOMEM + select GENERIC_PINCTRL_GROUPS + select GENERIC_PINMUX_FUNCTIONS + select GENERIC_PINCONF + select PINCONF + select PINMUX + select GPIOLIB + select OF_GPIO + help + Say Y here to support Sunplus SP7021 pinmux controller. + The driver is selected automatically by platform. + This driver requires the pinctrl framework. + GPIO is provided by the same driver. diff --git a/drivers/pinctrl/sunplus/Makefile b/drivers/pinctrl/sunplus/Makefile new file mode 100644 index 0000000..63482da --- /dev/null +++ b/drivers/pinctrl/sunplus/Makefile @@ -0,0 +1,5 @@ +# SPDX-License-Identifier: GPL-2.0 +# +# Makefile for the Sunplus Pin control drivers. +# +obj-$(CONFIG_PINCTRL_SPPCTL) += sppctl.o sppctl_sp7021.o diff --git a/drivers/pinctrl/sunplus/sppctl.c b/drivers/pinctrl/sunplus/sppctl.c new file mode 100644 index 0000000..f932664 --- /dev/null +++ b/drivers/pinctrl/sunplus/sppctl.c @@ -0,0 +1,1178 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * SP7021 Pin Controller Driver. + * Copyright (C) Sunplus Tech / Tibbo Tech. + */ + +#include <linux/bitfield.h> +#include <linux/device.h> +#include <linux/err.h> +#include <linux/gpio/driver.h> +#include <linux/init.h> +#include <linux/module.h> +#include <linux/of.h> +#include <linux/of_device.h> +#include <linux/overflow.h> +#include <linux/pinctrl/pinconf.h> +#include <linux/pinctrl/pinconf-generic.h> +#include <linux/pinctrl/pinmux.h> +#include <linux/platform_device.h> +#include <linux/seq_file.h> +#include <linux/slab.h> + +#include <dt-bindings/pinctrl/sppctl-sp7021.h> + +#include "../core.h" +#include "../pinctrl-utils.h" + +#include "sppctl.h" + +/* inline functions */ +static inline u32 sppctl_first_readl(struct sppctl_gpio_chip *spp_gchip, u32 off) +{ + return readl(spp_gchip->first_base + SPPCTL_GPIO_OFF_FIRST + off); +} + +static inline void sppctl_first_writel(struct sppctl_gpio_chip *spp_gchip, u32 val, u32 off) +{ + writel(val, spp_gchip->first_base + SPPCTL_GPIO_OFF_FIRST + off); +} + +static inline u32 sppctl_gpio_master_readl(struct sppctl_gpio_chip *spp_gchip, u32 off) +{ + return readl(spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_MASTER + off); +} + +static inline void sppctl_gpio_master_writel(struct sppctl_gpio_chip *spp_gchip, u32 val, + u32 off) +{ + writel(val, spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_MASTER + off); +} + +static inline u32 sppctl_gpio_oe_readl(struct sppctl_gpio_chip *spp_gchip, u32 off) +{ + return readl(spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_OE + off); +} + +static inline void sppctl_gpio_oe_writel(struct sppctl_gpio_chip *spp_gchip, u32 val, u32 off) +{ + writel(val, spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_OE + off); +} + +static inline void sppctl_gpio_out_writel(struct sppctl_gpio_chip *spp_gchip, u32 val, u32 off) +{ + writel(val, spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_OUT + off); +} + +static inline u32 sppctl_gpio_in_readl(struct sppctl_gpio_chip *spp_gchip, u32 off) +{ + return readl(spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_IN + off); +} + +static inline u32 sppctl_gpio_iinv_readl(struct sppctl_gpio_chip *spp_gchip, u32 off) +{ + return readl(spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_IINV + off); +} + +static inline void sppctl_gpio_iinv_writel(struct sppctl_gpio_chip *spp_gchip, u32 val, + u32 off) +{ + writel(val, spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_IINV + off); +} + +static inline u32 sppctl_gpio_oinv_readl(struct sppctl_gpio_chip *spp_gchip, u32 off) +{ + return readl(spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_OINV + off); +} + +static inline void sppctl_gpio_oinv_writel(struct sppctl_gpio_chip *spp_gchip, u32 val, + u32 off) +{ + writel(val, spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_OINV + off); +} + +static inline u32 sppctl_gpio_od_readl(struct sppctl_gpio_chip *spp_gchip, u32 off) +{ + return readl(spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_OD + off); +} + +static inline void sppctl_gpio_od_writel(struct sppctl_gpio_chip *spp_gchip, u32 val, u32 off) +{ + writel(val, spp_gchip->gpioxt_base + SPPCTL_GPIO_OFF_OD + off); +} + +/** + * sppctl_func_set() - Set pin of fully-pinmux function. + * + * Mask-fields and control-fields of fully-pinmux function of SP7021 are + * arranged as shown below: + * + * func# | register | mask-field | control-field + * -------+----------+--------------+--------------- + * 0 | base[0] | (22 : 16) | ( 6 : 0) + * 1 | base[0] | (30 : 24) | (14 : 8) + * 2 | base[1] | (22 : 16) | ( 6 : 0) + * 3 | baeg[1] | (30 : 24) | (14 : 8) + * : | : | : | : + * + * where mask-fields are used to protect control-fields from write-in + * accidentally. Set the corresponding bits in the mask-field before + * you write a value into a control-field. + * + * Control-fields are used to set where the function pin is going to + * be routed to. + * + * Note that mask-fields and control-fields of even number of 'func' + * are located at bits (22:16) and (6:0), while odd number of 'func's + * are located at bits (30:24) and (14:8). + */ +static void sppctl_func_set(struct sppctl_pdata *pctl, u8 func, u8 val) +{ + u32 reg, offset; + + /* + * Note that upper 16-bit word are mask-fields and lower 16-bit + * word are the control-fields. Set corresponding bits in mask- + * field before write to a control-field. + */ + reg = SPPCTL_FULLY_PINMUX_MASK_MASK | val; + + /* + * Check if 'func' is an odd number or not. Mask and control- + * fields of odd number 'func' is located at upper portion of + * a register. Extra shift is needed. + */ + if (func & BIT(0)) + reg <<= SPPCTL_FULLY_PINMUX_UPPER_SHIFT; + + /* Convert func# to register offset w.r.t. base register. */ + offset = func * 2; + offset &= GENMASK(31, 2); + + writel(reg, pctl->moon2_base + offset); +} + +/** + * sppctl_gmx_set() - Set pin of group-pinmux. + * + * Mask-fields and control-fields of group-pinmux function of SP7021 are + * arranged as shown below: + * + * register | mask-fields | control-fields + * ----------+--------------+---------------- + * base[0] | (31 : 16) | (15 : 0) + * base[1] | (31 : 24) | (15 : 0) + * base[2] | (31 : 24) | (15 : 0) + * : | : | : + * + * where mask-fields are used to protect control-fields from write-in + * accidentally. Set the corresponding bits in the mask-field before + * you write a value into a control-field. + * + * Control-fields are used to set where the function pin is going to + * be routed to. A control-field consists of one or more bits. + */ +static void sppctl_gmx_set(struct sppctl_pdata *pctl, u8 reg_off, u8 bit_off, u8 bit_sz, + u8 val) +{ + u32 mask, reg; + + /* + * Note that upper 16-bit word are mask-fields and lower 16-bit + * word are the control-fields. Set corresponding bits in mask- + * field before write to a control-field. + */ + mask = GENMASK(bit_sz - 1, 0) << (bit_off + SPPCTL_GROUP_PINMUX_MASK_SHIFT); + reg = mask | (val << bit_off); + + writel(reg, pctl->moon1_base + reg_off * 4); +} + +/** + * sppctl_first_get() - get bit of first register. + * + * There are 4 FIRST registers. Each has 32 control-bits. + * Totally, there are 4 * 32 = 128 control-bits. + * Control-bits are arranged as shown below: + * + * registers | control-bits + * -----------+-------------- + * first[0] | (31 : 0) + * first[1] | (63 : 32) + * first[2] | (95 : 64) + * first[3] | (127 : 96) + * + * Each control-bit sets type of a GPIO pin. + * 0: a fully-pinmux pin + * 1: a GPIO or IOP pin + */ +static int sppctl_first_get(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off = (offset / 32) * 4; + u32 bit_off = offset % 32; + u32 reg; + + reg = sppctl_first_readl(spp_gchip, reg_off); + return (reg & BIT(bit_off)) ? 1 : 0; +} + +/** + * sppctl_master_get() - get bit of master register. + * + * There are 8 MASTER registers. Each has 16 mask-bits and 16 control-bits. + * Upper 16-bit of MASTER registers are mask-bits while lower 16-bit are + * control-bits. Totally, there are 128 mask-bits and 128 control-bits. + * They are arranged as shown below: + * + * register | mask-bits | control-bits + * -----------+-------------+-------------- + * master[0] | (15 : 0) | (15 : 0) + * master[1] | (31 : 16) | (31 : 16) + * master[2] | (47 : 32) | (47 : 32) + * : | : | : + * master[7] | (127 : 112) | (127 : 112) + * + * where mask-bits are used to protect control-bits from write-in + * accidentally. Set the corresponding mask-bit before you write + * a value into a control-bit. + * + * Each control-bit sets type of a GPIO pin when FIRST bit is 1. + * 0: a IOP pin + * 1: a GPIO pin + */ +static int sppctl_master_get(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off = (offset / 16) * 4; + u32 bit_off = offset % 16; + u32 reg; + + reg = sppctl_gpio_master_readl(spp_gchip, reg_off); + return (reg & BIT(bit_off)) ? 1 : 0; +} + +static void sppctl_first_master_set(struct gpio_chip *chip, unsigned int offset, + enum mux_first_reg first, enum mux_master_reg master) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + int val; + + /* FIRST register */ + if (first != mux_f_keep) { + /* + * Refer to descriptions of function sppctl_first_get() + * for usage of FIRST registers. + */ + reg_off = (offset / 32) * 4; + bit_off = offset % 32; + + reg = sppctl_first_readl(spp_gchip, reg_off); + val = (reg & BIT(bit_off)) ? 1 : 0; + + if (first != val) { + if (first == mux_f_gpio) + reg |= BIT(bit_off); + else + reg &= ~BIT(bit_off); + sppctl_first_writel(spp_gchip, reg, reg_off); + } + } + + /* MASTER register */ + if (master != mux_m_keep) { + /* + * Refer to descriptions of function sppctl_master_get() + * for usage of MASTER registers. + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + + reg = BIT(bit_off) << SPPCTL_MASTER_MASK_SHIFT; + if (master == mux_m_gpio) + reg |= BIT(bit_off); + sppctl_gpio_master_writel(spp_gchip, reg, reg_off); + } +} + +static void sppctl_gpio_input_inv_set(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); + + sppctl_gpio_iinv_writel(spp_gchip, reg, reg_off); +} + +static void sppctl_gpio_output_inv_set(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); + + sppctl_gpio_oinv_writel(spp_gchip, reg, reg_off); +} + +static int sppctl_gpio_output_od_get(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = sppctl_gpio_od_readl(spp_gchip, reg_off); + + return (reg & BIT(bit_off)) ? 1 : 0; +} + +static void sppctl_gpio_output_od_set(struct gpio_chip *chip, unsigned int offset, + unsigned int val) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); + if (val) + reg |= BIT(bit_off); + + sppctl_gpio_od_writel(spp_gchip, reg, reg_off); +} + +static int sppctl_gpio_get_direction(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = sppctl_gpio_oe_readl(spp_gchip, reg_off); + + return (reg & BIT(bit_off)) ? 0 : 1; +} + +static int sppctl_gpio_inv_get(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + unsigned long flags; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + + spin_lock_irqsave(&spp_gchip->lock, flags); + + if (sppctl_gpio_get_direction(chip, offset)) + reg = sppctl_gpio_iinv_readl(spp_gchip, reg_off); + else + reg = sppctl_gpio_oinv_readl(spp_gchip, reg_off); + + spin_unlock_irqrestore(&spp_gchip->lock, flags); + + return (reg & BIT(bit_off)) ? 1 : 0; +} + +static int sppctl_gpio_direction_input(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + unsigned long flags; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); + + spin_lock_irqsave(&spp_gchip->lock, flags); + + sppctl_gpio_oe_writel(spp_gchip, reg, reg_off); + + spin_unlock_irqrestore(&spp_gchip->lock, flags); + return 0; +} + +static int sppctl_gpio_direction_output(struct gpio_chip *chip, unsigned int offset, int val) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + unsigned long flags; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); + + spin_lock_irqsave(&spp_gchip->lock, flags); + + sppctl_gpio_oe_writel(spp_gchip, reg, reg_off); + + if (val < 0) { + spin_unlock_irqrestore(&spp_gchip->lock, flags); + return 0; + } + + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); + if (val) + reg |= BIT(bit_off); + + sppctl_gpio_out_writel(spp_gchip, reg, reg_off); + + spin_unlock_irqrestore(&spp_gchip->lock, flags); + return 0; +} + +static int sppctl_gpio_get(struct gpio_chip *chip, unsigned int offset) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + + reg_off = (offset / 32) * 4; + bit_off = offset % 32; + reg = sppctl_gpio_in_readl(spp_gchip, reg_off); + + return (reg & BIT(bit_off)) ? 1 : 0; +} + +static void sppctl_gpio_set(struct gpio_chip *chip, unsigned int offset, int val) +{ + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); + if (val) + reg |= BIT(bit_off); + + sppctl_gpio_out_writel(spp_gchip, reg, reg_off); +} + +static int sppctl_gpio_set_config(struct gpio_chip *chip, unsigned int offset, + unsigned long config) +{ + enum pin_config_param param = pinconf_to_config_param(config); + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); + u32 reg_off, bit_off, reg; + int ret = 0; + + switch (param) { + case PIN_CONFIG_DRIVE_OPEN_DRAIN: + /* + * Upper 16-bit word is mask. Lower 16-bit word is value. + * Refer to descriptions of function sppctl_master_get(). + */ + reg_off = (offset / 16) * 4; + bit_off = offset % 16; + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); + + sppctl_gpio_od_writel(spp_gchip, reg, reg_off); + break; + + case PIN_CONFIG_INPUT_ENABLE: + break; + + case PIN_CONFIG_OUTPUT: + ret = sppctl_gpio_direction_output(chip, offset, 0); + break; + + case PIN_CONFIG_PERSIST_STATE: + ret = -ENOTSUPP; + break; + + default: + ret = -EINVAL; + break; + } + + return ret; +} + +#ifdef CONFIG_DEBUG_FS +static void sppctl_gpio_dbg_show(struct seq_file *s, struct gpio_chip *chip) +{ + const char *label; + int i; + + for (i = 0; i < chip->ngpio; i++) { + label = gpiochip_is_requested(chip, i); + if (!label) + label = ""; + + seq_printf(s, " gpio-%03d (%-16.16s | %-16.16s)", i + chip->base, + chip->names[i], label); + seq_printf(s, " %c", sppctl_gpio_get_direction(chip, i) ? 'I' : 'O'); + seq_printf(s, ":%d", sppctl_gpio_get(chip, i)); + seq_printf(s, " %s", sppctl_first_get(chip, i) ? "gpi" : "mux"); + seq_printf(s, " %s", sppctl_master_get(chip, i) ? "gpi" : "iop"); + seq_printf(s, " %s", sppctl_gpio_inv_get(chip, i) ? "inv" : " "); + seq_printf(s, " %s", sppctl_gpio_output_od_get(chip, i) ? "oDr" : ""); + seq_puts(s, "\n"); + } +} +#endif + +static int sppctl_gpio_new(struct platform_device *pdev, struct sppctl_pdata *pctl) +{ + struct sppctl_gpio_chip *spp_gchip; + struct gpio_chip *gchip; + int err; + + if (!of_find_property(pdev->dev.of_node, "gpio-controller", NULL)) + return dev_err_probe(&pdev->dev, -EINVAL, "Not a gpio-controller!\n"); + + spp_gchip = devm_kzalloc(&pdev->dev, sizeof(*spp_gchip), GFP_KERNEL); + if (!spp_gchip) + return -ENOMEM; + pctl->spp_gchip = spp_gchip; + + spp_gchip->gpioxt_base = pctl->gpioxt_base; + spp_gchip->first_base = pctl->first_base; + spin_lock_init(&spp_gchip->lock); + + gchip = &spp_gchip->chip; + gchip->label = SPPCTL_MODULE_NAME; + gchip->parent = &pdev->dev; + gchip->owner = THIS_MODULE; + gchip->request = gpiochip_generic_request; + gchip->free = gpiochip_generic_free; + gchip->get_direction = sppctl_gpio_get_direction; + gchip->direction_input = sppctl_gpio_direction_input; + gchip->direction_output = sppctl_gpio_direction_output; + gchip->get = sppctl_gpio_get; + gchip->set = sppctl_gpio_set; + gchip->set_config = sppctl_gpio_set_config; +#ifdef CONFIG_DEBUG_FS + gchip->dbg_show = sppctl_gpio_dbg_show; +#endif + gchip->base = 0; /* it is main platform GPIO controller */ + gchip->ngpio = sppctl_gpio_list_sz; + gchip->names = sppctl_gpio_list_s; + gchip->can_sleep = 0; + gchip->of_gpio_n_cells = 2; + + pctl->pctl_grange.npins = gchip->ngpio; + pctl->pctl_grange.base = gchip->base; + pctl->pctl_grange.name = gchip->label; + pctl->pctl_grange.gc = gchip; + + err = devm_gpiochip_add_data(&pdev->dev, gchip, spp_gchip); + if (err) + return dev_err_probe(&pdev->dev, err, "Failed to add gpiochip!\n"); + + return 0; +} + +/* pinconf operations */ +static int sppctl_pin_config_get(struct pinctrl_dev *pctldev, unsigned int pin, + unsigned long *config) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + unsigned int param = pinconf_to_config_param(*config); + unsigned int arg = 0; + + switch (param) { + case PIN_CONFIG_DRIVE_OPEN_DRAIN: + if (!sppctl_gpio_output_od_get(&pctl->spp_gchip->chip, pin)) + return -EINVAL; + break; + + case PIN_CONFIG_OUTPUT: + if (!sppctl_first_get(&pctl->spp_gchip->chip, pin)) + return -EINVAL; + if (!sppctl_master_get(&pctl->spp_gchip->chip, pin)) + return -EINVAL; + if (sppctl_gpio_get_direction(&pctl->spp_gchip->chip, pin)) + return -EINVAL; + arg = sppctl_gpio_get(&pctl->spp_gchip->chip, pin); + break; + + default: + return -EOPNOTSUPP; + } + *config = pinconf_to_config_packed(param, arg); + + return 0; +} + +static int sppctl_pin_config_set(struct pinctrl_dev *pctldev, unsigned int pin, + unsigned long *configs, unsigned int num_configs) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + int i; + + /* Special handling for IOP */ + if (configs[0] == SPPCTL_IOP_CONFIGS) { + sppctl_first_master_set(&pctl->spp_gchip->chip, pin, mux_f_gpio, mux_m_iop); + return 0; + } + + for (i = 0; i < num_configs; i++) { + if (configs[i] & SPPCTL_PCTL_L_OUT) + sppctl_gpio_direction_output(&pctl->spp_gchip->chip, pin, 0); + if (configs[i] & SPPCTL_PCTL_L_OU1) + sppctl_gpio_direction_output(&pctl->spp_gchip->chip, pin, 1); + if (configs[i] & SPPCTL_PCTL_L_INV) + sppctl_gpio_input_inv_set(&pctl->spp_gchip->chip, pin); + if (configs[i] & SPPCTL_PCTL_L_ONV) + sppctl_gpio_output_inv_set(&pctl->spp_gchip->chip, pin); + if (configs[i] & SPPCTL_PCTL_L_ODR) + sppctl_gpio_output_od_set(&pctl->spp_gchip->chip, pin, 1); + } + + return 0; +} + +static const struct pinconf_ops sppctl_pconf_ops = { + .is_generic = true, + .pin_config_get = sppctl_pin_config_get, + .pin_config_set = sppctl_pin_config_set, +}; + +/* pinmux operations */ +static int sppctl_get_functions_count(struct pinctrl_dev *pctldev) +{ + return sppctl_list_funcs_sz; +} + +static const char *sppctl_get_function_name(struct pinctrl_dev *pctldev, + unsigned int selector) +{ + return sppctl_list_funcs[selector].name; +} + +static int sppctl_get_function_groups(struct pinctrl_dev *pctldev, unsigned int selector, + const char * const **groups, unsigned int *num_groups) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + const struct sppctl_func *f = &sppctl_list_funcs[selector]; + int i; + + *num_groups = 0; + switch (f->type) { + case pinmux_type_fpmx: /* fully-pinmux */ + *num_groups = sppctl_pmux_list_sz; + *groups = sppctl_pmux_list_s; + break; + + case pinmux_type_grp: /* group-pinmux */ + if (!f->grps) + break; + + *num_groups = f->gnum; + for (i = 0; i < pctl->unq_grps_sz; i++) + if (pctl->g2fp_maps[i].f_idx == selector) + break; + *groups = &pctl->unq_grps[i]; + break; + + default: + dev_err(pctldev->dev, "Unknown pinmux (selector: %d, type: %d)\n", + selector, f->type); + break; + } + + return 0; +} + +/** sppctl_fully_pinmux_conv - Convert GPIO# to fully-pinmux control-field setting + * + * Each fully-pinmux function can be mapped to any of GPIO 8 ~ 71 by + * settings its control-field. Refer to following table: + * + * control-field | GPIO + * --------------+-------- + * 0 | No map + * 1 | 8 + * 2 | 9 + * 3 | 10 + * : | : + * 65 | 71 + */ +static inline int sppctl_fully_pinmux_conv(unsigned int offset) +{ + return (offset < 8) ? 0 : offset - 7; +} + +static int sppctl_set_mux(struct pinctrl_dev *pctldev, unsigned int func_selector, + unsigned int group_selector) +{ + const struct sppctl_func *f = &sppctl_list_funcs[func_selector]; + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + struct grp2fp_map g2fpm = pctl->g2fp_maps[group_selector]; + int i; + + switch (f->type) { + case pinmux_type_fpmx: /* fully-pinmux */ + sppctl_first_master_set(&pctl->spp_gchip->chip, group_selector, + mux_f_mux, mux_m_keep); + sppctl_func_set(pctl, func_selector, sppctl_fully_pinmux_conv(group_selector)); + break; + + case pinmux_type_grp: /* group-pinmux*/ + for (i = 0; i < f->grps[g2fpm.g_idx].pnum; i++) + sppctl_first_master_set(&pctl->spp_gchip->chip, + f->grps[g2fpm.g_idx].pins[i], + mux_f_mux, mux_m_keep); + sppctl_gmx_set(pctl, f->roff, f->boff, f->blen, f->grps[g2fpm.g_idx].gval); + break; + + default: + dev_err(pctldev->dev, "Unknown pinmux type (func_selector: %d, type: %d)\n", + func_selector, f->type); + break; + } + + return 0; +} + +static int sppctl_gpio_request_enable(struct pinctrl_dev *pctldev, + struct pinctrl_gpio_range *range, unsigned int offset) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + int g_f, g_m; + + g_f = sppctl_first_get(&pctl->spp_gchip->chip, offset); + g_m = sppctl_master_get(&pctl->spp_gchip->chip, offset); + if (g_f == mux_f_gpio && g_m == mux_m_gpio) + return 0; + + pin_desc_get(pctldev, offset); + + sppctl_first_master_set(&pctl->spp_gchip->chip, offset, mux_f_gpio, mux_m_gpio); + return 0; +} + +static const struct pinmux_ops sppctl_pinmux_ops = { + .get_functions_count = sppctl_get_functions_count, + .get_function_name = sppctl_get_function_name, + .get_function_groups = sppctl_get_function_groups, + .set_mux = sppctl_set_mux, + .gpio_request_enable = sppctl_gpio_request_enable, + .strict = true +}; + +/* pinctrl operations */ +static int sppctl_get_groups_count(struct pinctrl_dev *pctldev) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + + return pctl->unq_grps_sz; +} + +static const char *sppctl_get_group_name(struct pinctrl_dev *pctldev, unsigned int selector) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + + return pctl->unq_grps[selector]; +} + +static int sppctl_get_group_pins(struct pinctrl_dev *pctldev, unsigned int selector, + const unsigned int **pins, unsigned int *num_pins) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + struct grp2fp_map g2fpm = pctl->g2fp_maps[selector]; + const struct sppctl_func *f; + + f = &sppctl_list_funcs[g2fpm.f_idx]; + *num_pins = 0; + + /* Except group-pinmux, each group has 1 pin. */ + if (f->type != pinmux_type_grp) { + *num_pins = 1; + *pins = &sppctl_pins_gpio[selector]; + return 0; + } + + /* Group-pinmux may have more than one pin. */ + if (!f->grps) + return 0; + + if (f->gnum < 1) + return 0; + + *num_pins = f->grps[g2fpm.g_idx].pnum; + *pins = f->grps[g2fpm.g_idx].pins; + + return 0; +} + +#ifdef CONFIG_DEBUG_FS +static void sppctl_pin_dbg_show(struct pinctrl_dev *pctldev, struct seq_file *s, + unsigned int offset) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + const char *pin_type; + u8 first, master; + + first = sppctl_first_get(&pctl->spp_gchip->chip, offset); + master = sppctl_master_get(&pctl->spp_gchip->chip, offset); + if (first) + if (master) + pin_type = "GPIO"; + else + pin_type = " IOP"; + else + pin_type = " MUX"; + seq_printf(s, " %s", pin_type); +} +#endif + +static int sppctl_dt_node_to_map(struct pinctrl_dev *pctldev, struct device_node *np_config, + struct pinctrl_map **map, unsigned int *num_maps) +{ + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); + int nmG = of_property_count_strings(np_config, "groups"); + const struct sppctl_func *f = NULL; + u8 pin_num, pin_type, pin_func; + struct device_node *parent; + unsigned long *configs; + struct property *prop; + const char *s_f, *s_g; + + const __be32 *list; + u32 dt_pin, dt_fun; + int i, size = 0; + + list = of_get_property(np_config, "sunplus,pins", &size); + + if (nmG <= 0) + nmG = 0; + + parent = of_get_parent(np_config); + *num_maps = size / sizeof(*list); + + /* + * Process property: + * sunplus,pins = < u32 u32 u32 ... >; + * + * Each 32-bit integer defines a individual pin in which: + * + * Bit 32~24: defines GPIO pin number. Its range is 0 ~ 98. + * Bit 23~16: defines types: (1) fully-pinmux pins + * (2) IO processor pins + * (3) digital GPIO pins + * Bit 15~8: defines pins of peripherals (which are defined in + * 'include/dt-binging/pinctrl/sppctl.h'). + * Bit 7~0: defines types or initial-state of digital GPIO pins. + */ + for (i = 0; i < (*num_maps); i++) { + dt_pin = be32_to_cpu(list[i]); + pin_num = FIELD_GET(GENMASK(31, 24), dt_pin); + + /* Check if out of range? */ + if (pin_num >= sppctl_pins_all_sz) { + dev_err(pctldev->dev, "Invalid pin property at index %d (0x%08x)\n", + i, dt_pin); + return -EINVAL; + } + } + + *map = kcalloc(*num_maps + nmG, sizeof(**map), GFP_KERNEL); + for (i = 0; i < (*num_maps); i++) { + dt_pin = be32_to_cpu(list[i]); + pin_num = FIELD_GET(GENMASK(31, 24), dt_pin); + pin_type = FIELD_GET(GENMASK(23, 16), dt_pin); + pin_func = FIELD_GET(GENMASK(15, 8), dt_pin); + (*map)[i].name = parent->name; + + if (pin_type == SPPCTL_PCTL_G_GPIO) { + /* A digital GPIO pin */ + (*map)[i].type = PIN_MAP_TYPE_CONFIGS_PIN; + (*map)[i].data.configs.num_configs = 1; + (*map)[i].data.configs.group_or_pin = pin_get_name(pctldev, pin_num); + configs = kmalloc(sizeof(*configs), GFP_KERNEL); + *configs = FIELD_GET(GENMASK(7, 0), dt_pin); + (*map)[i].data.configs.configs = configs; + + dev_dbg(pctldev->dev, "%s: GPIO (%s)\n", + (*map)[i].data.configs.group_or_pin, + (*configs & (SPPCTL_PCTL_L_OUT | SPPCTL_PCTL_L_OU1)) ? + "OUT" : "IN"); + } else if (pin_type == SPPCTL_PCTL_G_IOPP) { + /* A IO Processor (IOP) pin */ + (*map)[i].type = PIN_MAP_TYPE_CONFIGS_PIN; + (*map)[i].data.configs.num_configs = 1; + (*map)[i].data.configs.group_or_pin = pin_get_name(pctldev, pin_num); + configs = kmalloc(sizeof(*configs), GFP_KERNEL); + *configs = SPPCTL_IOP_CONFIGS; + (*map)[i].data.configs.configs = configs; + + dev_dbg(pctldev->dev, "%s: IOP\n", + (*map)[i].data.configs.group_or_pin); + } else { + /* A fully-pinmux pin */ + (*map)[i].type = PIN_MAP_TYPE_MUX_GROUP; + (*map)[i].data.mux.function = sppctl_list_funcs[pin_func].name; + (*map)[i].data.mux.group = pin_get_name(pctldev, pin_num); + + dev_dbg(pctldev->dev, "%s: %s\n", (*map)[i].data.mux.group, + (*map)[i].data.mux.function); + } + } + + /* + * Process properties: + * function = "xxx"; + * groups = "yyy"; + */ + if (nmG > 0 && of_property_read_string(np_config, "function", &s_f) == 0) { + of_property_for_each_string(np_config, "groups", prop, s_g) { + (*map)[*num_maps].type = PIN_MAP_TYPE_MUX_GROUP; + (*map)[*num_maps].data.mux.function = s_f; + (*map)[*num_maps].data.mux.group = s_g; + (*num_maps)++; + + dev_dbg(pctldev->dev, "%s: %s\n", s_f, s_g); + } + } + + /* + * Process property: + * sunplus,zero_func = < u32 u32 u32 ...> + */ + list = of_get_property(np_config, "sunplus,zero_func", &size); + if (list) { + for (i = 0; i < (size / sizeof(*list)); i++) { + dt_fun = be32_to_cpu(list[i]); + if (dt_fun >= sppctl_list_funcs_sz) { + dev_err(pctldev->dev, "Zero-func %d out of range!\n", + dt_fun); + continue; + } + + f = &sppctl_list_funcs[dt_fun]; + switch (f->type) { + case pinmux_type_fpmx: + sppctl_func_set(pctl, dt_fun, 0); + dev_dbg(pctldev->dev, "%s: No map\n", f->name); + break; + + case pinmux_type_grp: + sppctl_gmx_set(pctl, f->roff, f->boff, f->blen, 0); + dev_dbg(pctldev->dev, "%s: No map\n", f->name); + break; + + default: + dev_err(pctldev->dev, "Wrong zero-group: %d (%s)\n", + dt_fun, f->name); + break; + } + } + } + + of_node_put(parent); + dev_dbg(pctldev->dev, "%d pins mapped\n", *num_maps); + return 0; +} + +static const struct pinctrl_ops sppctl_pctl_ops = { + .get_groups_count = sppctl_get_groups_count, + .get_group_name = sppctl_get_group_name, + .get_group_pins = sppctl_get_group_pins, +#ifdef CONFIG_DEBUG_FS + .pin_dbg_show = sppctl_pin_dbg_show, +#endif + .dt_node_to_map = sppctl_dt_node_to_map, + .dt_free_map = pinctrl_utils_free_map, +}; + +/* platform driver functions */ +static int sppctl_group_groups(struct platform_device *pdev) +{ + struct sppctl_pdata *sppctl = platform_get_drvdata(pdev); + size_t prod; + int i, k, j; + + /* Calculate number of total group (GPIO + group-pinmux group). */ + sppctl->unq_grps_sz = sppctl_gpio_list_sz; + for (i = 0; i < sppctl_list_funcs_sz; i++) + if (sppctl_list_funcs[i].type == pinmux_type_grp) + sppctl->unq_grps_sz += sppctl_list_funcs[i].gnum; + + sppctl->unq_grps = devm_kcalloc(&pdev->dev, sppctl->unq_grps_sz + 1, + sizeof(*sppctl->unq_grps), GFP_KERNEL); + if (!sppctl->unq_grps) + return -ENOMEM; + + sppctl->g2fp_maps = devm_kcalloc(&pdev->dev, sppctl->unq_grps_sz + 1, + sizeof(*sppctl->g2fp_maps), GFP_KERNEL); + if (!sppctl->g2fp_maps) + return -ENOMEM; + + /* + * Check only product of n and size of the second devm_kcalloc() + * because its size is the largest of the two. + */ + if (unlikely(check_mul_overflow(sppctl->unq_grps_sz + 1, + sizeof(*sppctl->g2fp_maps), &prod))) + return -EINVAL; + + /* Add GPIO pins. */ + for (i = 0; i < sppctl_gpio_list_sz; i++) { + sppctl->unq_grps[i] = sppctl_gpio_list_s[i]; + sppctl->g2fp_maps[i].f_idx = 0; + sppctl->g2fp_maps[i].g_idx = i; + } + + /* Add group-pinmux to end of GPIO pins. */ + j = sppctl_gpio_list_sz; + for (i = 0; i < sppctl_list_funcs_sz; i++) { + if (sppctl_list_funcs[i].type != pinmux_type_grp) + continue; + + for (k = 0; k < sppctl_list_funcs[i].gnum; k++) { + sppctl->unq_grps[j] = sppctl_list_funcs[i].grps[k].name; + sppctl->g2fp_maps[j].f_idx = i; + sppctl->g2fp_maps[j].g_idx = k; + j++; + } + } + + return 0; +} + +static int sppctl_pinctrl_init(struct platform_device *pdev) +{ + struct sppctl_pdata *sppctl = platform_get_drvdata(pdev); + struct device_node *np = of_node_get(pdev->dev.of_node); + int err; + + /* Initialize pctl_desc */ + sppctl->pctl_desc.owner = THIS_MODULE; + sppctl->pctl_desc.name = dev_name(&pdev->dev); + sppctl->pctl_desc.pins = sppctl_pins_all; + sppctl->pctl_desc.npins = sppctl_pins_all_sz; + sppctl->pctl_desc.pctlops = &sppctl_pctl_ops; + sppctl->pctl_desc.confops = &sppctl_pconf_ops; + sppctl->pctl_desc.pmxops = &sppctl_pinmux_ops; + + err = sppctl_group_groups(pdev); + if (err) { + of_node_put(np); + return err; + } + + err = devm_pinctrl_register_and_init(&pdev->dev, &sppctl->pctl_desc, + sppctl, &sppctl->pctl_dev); + if (err) { + of_node_put(np); + return dev_err_probe(&pdev->dev, err, "Failed to register pinctrl!\n"); + } + + pinctrl_enable(sppctl->pctl_dev); + return 0; +} + +static int sppctl_resource_map(struct platform_device *pdev, struct sppctl_pdata *sppctl) +{ + /* MOON2 registers */ + sppctl->moon2_base = devm_platform_ioremap_resource_byname(pdev, "moon2"); + if (IS_ERR(sppctl->moon2_base)) + return PTR_ERR(sppctl->moon2_base); + + /* GPIOXT registers */ + sppctl->gpioxt_base = devm_platform_ioremap_resource_byname(pdev, "gpioxt"); + if (IS_ERR(sppctl->gpioxt_base)) + return PTR_ERR(sppctl->gpioxt_base); + + /* FIRST registers */ + sppctl->first_base = devm_platform_ioremap_resource_byname(pdev, "first"); + if (IS_ERR(sppctl->first_base)) + return PTR_ERR(sppctl->first_base); + + /* MOON1 registers */ + sppctl->moon1_base = devm_platform_ioremap_resource_byname(pdev, "moon1"); + if (IS_ERR(sppctl->moon1_base)) + return PTR_ERR(sppctl->moon1_base); + + return 0; +} + +static int sppctl_probe(struct platform_device *pdev) +{ + struct sppctl_pdata *sppctl; + int ret; + + sppctl = devm_kzalloc(&pdev->dev, sizeof(*sppctl), GFP_KERNEL); + if (!sppctl) + return -ENOMEM; + platform_set_drvdata(pdev, sppctl); + + ret = sppctl_resource_map(pdev, sppctl); + if (ret) + return ret; + + ret = sppctl_gpio_new(pdev, sppctl); + if (ret) + return ret; + + ret = sppctl_pinctrl_init(pdev); + if (ret) + return ret; + + pinctrl_add_gpio_range(sppctl->pctl_dev, &sppctl->pctl_grange); + dev_info(&pdev->dev, "SP7021 PinCtrl by Sunplus/Tibbo Tech."); + + return 0; +} + +static const struct of_device_id sppctl_match_table[] = { + { .compatible = "sunplus,sp7021-pctl" }, + { /* sentinel */ } +}; + +static struct platform_driver sppctl_pinctrl_driver = { + .driver = { + .name = SPPCTL_MODULE_NAME, + .of_match_table = sppctl_match_table, + }, + .probe = sppctl_probe, +}; +builtin_platform_driver(sppctl_pinctrl_driver) + +MODULE_AUTHOR("Dvorkin Dmitry <dvorkin@tibbo.com>"); +MODULE_AUTHOR("Wells Lu <wellslutw@gmail.com>"); +MODULE_DESCRIPTION("Sunplus SP7021 Pin Control and GPIO driver"); +MODULE_LICENSE("GPL v2"); diff --git a/drivers/pinctrl/sunplus/sppctl.h b/drivers/pinctrl/sunplus/sppctl.h new file mode 100644 index 0000000..ed4fae7 --- /dev/null +++ b/drivers/pinctrl/sunplus/sppctl.h @@ -0,0 +1,155 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * SP7021 Pin Controller Driver. + * Copyright (C) Sunplus Tech / Tibbo Tech. + */ + +#ifndef __SPPCTL_H__ +#define __SPPCTL_H__ + +#include <linux/bits.h> +#include <linux/gpio/driver.h> +#include <linux/kernel.h> +#include <linux/pinctrl/pinctrl.h> +#include <linux/spinlock.h> + +#define SPPCTL_MODULE_NAME "sppctl_sp7021" +#define SPPCTL_MAX_GROUPS 5 + +#define SPPCTL_GPIO_OFF_FIRST 0x00 +#define SPPCTL_GPIO_OFF_MASTER 0x00 +#define SPPCTL_GPIO_OFF_OE 0x20 +#define SPPCTL_GPIO_OFF_OUT 0x40 +#define SPPCTL_GPIO_OFF_IN 0x60 +#define SPPCTL_GPIO_OFF_IINV 0x80 +#define SPPCTL_GPIO_OFF_OINV 0xa0 +#define SPPCTL_GPIO_OFF_OD 0xc0 + +#define SPPCTL_FULLY_PINMUX_MASK_MASK GENMASK(22, 16) +#define SPPCTL_FULLY_PINMUX_SEL_MASK GENMASK(6, 0) +#define SPPCTL_FULLY_PINMUX_UPPER_SHIFT 8 +#define SPPCTL_GROUP_PINMUX_MASK_SHIFT 16 +#define SPPCTL_MASTER_MASK_SHIFT 16 +#define SPPCTL_GPIO_MASK_SHIFT 16 + +#define SPPCTL_IOP_CONFIGS 0xff + +#define FNCE(n, r, o, bo, bl, g) { \ + .name = n, \ + .type = r, \ + .roff = o, \ + .boff = bo, \ + .blen = bl, \ + .grps = (g), \ + .gnum = ARRAY_SIZE(g), \ +} + +#define FNCN(n, r, o, bo, bl) { \ + .name = n, \ + .type = r, \ + .roff = o, \ + .boff = bo, \ + .blen = bl, \ + .grps = NULL, \ + .gnum = 0, \ +} + +#define EGRP(n, v, p) { \ + .name = n, \ + .gval = (v), \ + .pins = (p), \ + .pnum = ARRAY_SIZE(p), \ +} + +/** enum mux_first_reg - define modes of FIRST register accesses + * - mux_f_mux: Select the pin to a fully-pinmux pin + * - mux_f_gpio: Select the pin to a GPIO or IOP pin + * - mux_f_keep: Don't change (keep intact) + */ +enum mux_first_reg { + mux_f_mux = 0, /* select fully-pinmux */ + mux_f_gpio = 1, /* select GPIO or IOP pinmux */ + mux_f_keep = 2, /* keep no change */ +}; + +/** enum mux_master_reg - define modes of MASTER register accesses + * - mux_m_iop: Select the pin to a IO processor (IOP) pin + * - mux_m_gpio: Select the pin to a digital GPIO pin + * - mux_m_keep: Don't change (keep intact) + */ +enum mux_master_reg { + mux_m_iop = 0, /* select IOP pin */ + mux_m_gpio = 1, /* select GPIO pin */ + mux_m_keep = 2, /* select no change */ +}; + +/** enum pinmux_type - define types of pinmux pins + * - pinmux_type_fpmx: It is a fully-pinmux pin + * - pinmux_type_grp: It is a group-pinmux pin + */ +enum pinmux_type { + pinmux_type_fpmx, /* fully-pinmux */ + pinmux_type_grp, /* group-pinmux */ +}; + +struct grp2fp_map { + u16 f_idx; /* function index */ + u16 g_idx; /* group index */ +}; + +struct sppctl_gpio_chip { + void __iomem *gpioxt_base; /* MASTER, OE, OUT, IN, I_INV, O_INV, OD */ + void __iomem *first_base; /* GPIO_FIRST */ + + struct gpio_chip chip; + spinlock_t lock; /* lock for accessing OE register */ +}; + +struct sppctl_pdata { + /* base addresses */ + void __iomem *moon2_base; /* MOON2 */ + void __iomem *gpioxt_base; /* MASTER, OE, OUT, IN, I_INV, O_INV, OD */ + void __iomem *first_base; /* FIRST */ + void __iomem *moon1_base; /* MOON1 */ + + /* pinctrl and gpio-chip */ + struct pinctrl_desc pctl_desc; + struct pinctrl_dev *pctl_dev; + struct pinctrl_gpio_range pctl_grange; + struct sppctl_gpio_chip *spp_gchip; + + /* groups */ + char const **unq_grps; + size_t unq_grps_sz; + struct grp2fp_map *g2fp_maps; +}; + +struct sppctl_grp { + const char * const name; + const u8 gval; /* group number */ + const unsigned * const pins; /* list of pins */ + const unsigned int pnum; /* number of pins */ +}; + +struct sppctl_func { + const char * const name; + const enum pinmux_type type; /* function type */ + const u8 roff; /* register offset */ + const u8 boff; /* bit offset */ + const u8 blen; /* bit length */ + const struct sppctl_grp * const grps; /* list of groups */ + const unsigned int gnum; /* number of groups */ +}; + +extern const struct sppctl_func sppctl_list_funcs[]; +extern const char * const sppctl_pmux_list_s[]; +extern const char * const sppctl_gpio_list_s[]; +extern const struct pinctrl_pin_desc sppctl_pins_all[]; +extern const unsigned int sppctl_pins_gpio[]; + +extern const size_t sppctl_list_funcs_sz; +extern const size_t sppctl_pmux_list_sz; +extern const size_t sppctl_gpio_list_sz; +extern const size_t sppctl_pins_all_sz; + +#endif diff --git a/drivers/pinctrl/sunplus/sppctl_sp7021.c b/drivers/pinctrl/sunplus/sppctl_sp7021.c new file mode 100644 index 0000000..49d3d04 --- /dev/null +++ b/drivers/pinctrl/sunplus/sppctl_sp7021.c @@ -0,0 +1,584 @@ +// SPDX-License-Identifier: GPL-2.0 +/* SP7021 Pin Controller Driver. + * Copyright (C) Sunplus Tech / Tibbo Tech. + */ + +#include <linux/gpio/driver.h> +#include <linux/kernel.h> +#include <linux/pinctrl/pinctrl.h> + +#include "sppctl.h" + +#define D_PIS(x, y) "P" __stringify(x) "_0" __stringify(y) +#define D(x, y) ((x) * 8 + (y)) +#define P(x, y) PINCTRL_PIN(D(x, y), D_PIS(x, y)) + +const char * const sppctl_gpio_list_s[] = { + D_PIS(0, 0), D_PIS(0, 1), D_PIS(0, 2), D_PIS(0, 3), + D_PIS(0, 4), D_PIS(0, 5), D_PIS(0, 6), D_PIS(0, 7), + D_PIS(1, 0), D_PIS(1, 1), D_PIS(1, 2), D_PIS(1, 3), + D_PIS(1, 4), D_PIS(1, 5), D_PIS(1, 6), D_PIS(1, 7), + D_PIS(2, 0), D_PIS(2, 1), D_PIS(2, 2), D_PIS(2, 3), + D_PIS(2, 4), D_PIS(2, 5), D_PIS(2, 6), D_PIS(2, 7), + D_PIS(3, 0), D_PIS(3, 1), D_PIS(3, 2), D_PIS(3, 3), + D_PIS(3, 4), D_PIS(3, 5), D_PIS(3, 6), D_PIS(3, 7), + D_PIS(4, 0), D_PIS(4, 1), D_PIS(4, 2), D_PIS(4, 3), + D_PIS(4, 4), D_PIS(4, 5), D_PIS(4, 6), D_PIS(4, 7), + D_PIS(5, 0), D_PIS(5, 1), D_PIS(5, 2), D_PIS(5, 3), + D_PIS(5, 4), D_PIS(5, 5), D_PIS(5, 6), D_PIS(5, 7), + D_PIS(6, 0), D_PIS(6, 1), D_PIS(6, 2), D_PIS(6, 3), + D_PIS(6, 4), D_PIS(6, 5), D_PIS(6, 6), D_PIS(6, 7), + D_PIS(7, 0), D_PIS(7, 1), D_PIS(7, 2), D_PIS(7, 3), + D_PIS(7, 4), D_PIS(7, 5), D_PIS(7, 6), D_PIS(7, 7), + D_PIS(8, 0), D_PIS(8, 1), D_PIS(8, 2), D_PIS(8, 3), + D_PIS(8, 4), D_PIS(8, 5), D_PIS(8, 6), D_PIS(8, 7), + D_PIS(9, 0), D_PIS(9, 1), D_PIS(9, 2), D_PIS(9, 3), + D_PIS(9, 4), D_PIS(9, 5), D_PIS(9, 6), D_PIS(9, 7), + D_PIS(10, 0), D_PIS(10, 1), D_PIS(10, 2), D_PIS(10, 3), + D_PIS(10, 4), D_PIS(10, 5), D_PIS(10, 6), D_PIS(10, 7), + D_PIS(11, 0), D_PIS(11, 1), D_PIS(11, 2), D_PIS(11, 3), + D_PIS(11, 4), D_PIS(11, 5), D_PIS(11, 6), D_PIS(11, 7), + D_PIS(12, 0), D_PIS(12, 1), D_PIS(12, 2), +}; + +const size_t sppctl_gpio_list_sz = ARRAY_SIZE(sppctl_gpio_list_s); + +/* function: GPIO. list of groups (pins) */ +const unsigned int sppctl_pins_gpio[] = { + D(0, 0), D(0, 1), D(0, 2), D(0, 3), D(0, 4), D(0, 5), D(0, 6), D(0, 7), + D(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), D(1, 6), D(1, 7), + D(2, 0), D(2, 1), D(2, 2), D(2, 3), D(2, 4), D(2, 5), D(2, 6), D(2, 7), + D(3, 0), D(3, 1), D(3, 2), D(3, 3), D(3, 4), D(3, 5), D(3, 6), D(3, 7), + D(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), D(4, 5), D(4, 6), D(4, 7), + D(5, 0), D(5, 1), D(5, 2), D(5, 3), D(5, 4), D(5, 5), D(5, 6), D(5, 7), + D(6, 0), D(6, 1), D(6, 2), D(6, 3), D(6, 4), D(6, 5), D(6, 6), D(6, 7), + D(7, 0), D(7, 1), D(7, 2), D(7, 3), D(7, 4), D(7, 5), D(7, 6), D(7, 7), + D(8, 0), D(8, 1), D(8, 2), D(8, 3), D(8, 4), D(8, 5), D(8, 6), D(8, 7), + D(9, 0), D(9, 1), D(9, 2), D(9, 3), D(9, 4), D(9, 5), D(9, 6), D(9, 7), + D(10, 0), D(10, 1), D(10, 2), D(10, 3), D(10, 4), D(10, 5), D(10, 6), D(10, 7), + D(11, 0), D(11, 1), D(11, 2), D(11, 3), D(11, 4), D(11, 5), D(11, 6), D(11, 7), + D(12, 0), D(12, 1), D(12, 2), +}; + +const struct pinctrl_pin_desc sppctl_pins_all[] = { + /* gpio and iop only */ + P(0, 0), P(0, 1), P(0, 2), P(0, 3), P(0, 4), P(0, 5), P(0, 6), P(0, 7), + /* gpio, iop, muxable */ + P(1, 0), P(1, 1), P(1, 2), P(1, 3), P(1, 4), P(1, 5), P(1, 6), P(1, 7), + P(2, 0), P(2, 1), P(2, 2), P(2, 3), P(2, 4), P(2, 5), P(2, 6), P(2, 7), + P(3, 0), P(3, 1), P(3, 2), P(3, 3), P(3, 4), P(3, 5), P(3, 6), P(3, 7), + P(4, 0), P(4, 1), P(4, 2), P(4, 3), P(4, 4), P(4, 5), P(4, 6), P(4, 7), + P(5, 0), P(5, 1), P(5, 2), P(5, 3), P(5, 4), P(5, 5), P(5, 6), P(5, 7), + P(6, 0), P(6, 1), P(6, 2), P(6, 3), P(6, 4), P(6, 5), P(6, 6), P(6, 7), + P(7, 0), P(7, 1), P(7, 2), P(7, 3), P(7, 4), P(7, 5), P(7, 6), P(7, 7), + P(8, 0), P(8, 1), P(8, 2), P(8, 3), P(8, 4), P(8, 5), P(8, 6), P(8, 7), + /* gpio and iop only */ + P(9, 0), P(9, 1), P(9, 2), P(9, 3), P(9, 4), P(9, 5), P(9, 6), P(9, 7), + P(10, 0), P(10, 1), P(10, 2), P(10, 3), P(10, 4), P(10, 5), P(10, 6), P(10, 7), + P(11, 0), P(11, 1), P(11, 2), P(11, 3), P(11, 4), P(11, 5), P(11, 6), P(11, 7), + P(12, 0), P(12, 1), P(12, 2), +}; + +const size_t sppctl_pins_all_sz = ARRAY_SIZE(sppctl_pins_all); + +/* pmux groups: some pins are muxable. group = pin */ +const char * const sppctl_pmux_list_s[] = { + D_PIS(0, 0), + D_PIS(1, 0), D_PIS(1, 1), D_PIS(1, 2), D_PIS(1, 3), + D_PIS(1, 4), D_PIS(1, 5), D_PIS(1, 6), D_PIS(1, 7), + D_PIS(2, 0), D_PIS(2, 1), D_PIS(2, 2), D_PIS(2, 3), + D_PIS(2, 4), D_PIS(2, 5), D_PIS(2, 6), D_PIS(2, 7), + D_PIS(3, 0), D_PIS(3, 1), D_PIS(3, 2), D_PIS(3, 3), + D_PIS(3, 4), D_PIS(3, 5), D_PIS(3, 6), D_PIS(3, 7), + D_PIS(4, 0), D_PIS(4, 1), D_PIS(4, 2), D_PIS(4, 3), + D_PIS(4, 4), D_PIS(4, 5), D_PIS(4, 6), D_PIS(4, 7), + D_PIS(5, 0), D_PIS(5, 1), D_PIS(5, 2), D_PIS(5, 3), + D_PIS(5, 4), D_PIS(5, 5), D_PIS(5, 6), D_PIS(5, 7), + D_PIS(6, 0), D_PIS(6, 1), D_PIS(6, 2), D_PIS(6, 3), + D_PIS(6, 4), D_PIS(6, 5), D_PIS(6, 6), D_PIS(6, 7), + D_PIS(7, 0), D_PIS(7, 1), D_PIS(7, 2), D_PIS(7, 3), + D_PIS(7, 4), D_PIS(7, 5), D_PIS(7, 6), D_PIS(7, 7), + D_PIS(8, 0), D_PIS(8, 1), D_PIS(8, 2), D_PIS(8, 3), + D_PIS(8, 4), D_PIS(8, 5), D_PIS(8, 6), D_PIS(8, 7), +}; + +const size_t sppctl_pmux_list_sz = ARRAY_SIZE(sppctl_pmux_list_s); + +static const unsigned int pins_spif1[] = { + D(10, 3), D(10, 4), D(10, 6), D(10, 7), +}; + +static const unsigned int pins_spif2[] = { + D(9, 4), D(9, 6), D(9, 7), D(10, 1), +}; + +static const struct sppctl_grp sp7021grps_spif[] = { + EGRP("SPI_FLASH1", 1, pins_spif1), + EGRP("SPI_FLASH2", 2, pins_spif2), +}; + +static const unsigned int pins_spi41[] = { + D(10, 2), D(10, 5), +}; + +static const unsigned int pins_spi42[] = { + D(9, 5), D(9, 8), +}; + +static const struct sppctl_grp sp7021grps_spi4[] = { + EGRP("SPI_FLASH_4BIT1", 1, pins_spi41), + EGRP("SPI_FLASH_4BIT2", 2, pins_spi42), +}; + +static const unsigned int pins_snan[] = { + D(9, 4), D(9, 5), D(9, 6), D(9, 7), D(10, 0), D(10, 1), +}; + +static const struct sppctl_grp sp7021grps_snan[] = { + EGRP("SPI_NAND", 1, pins_snan), +}; + +static const unsigned int pins_emmc[] = { + D(9, 0), D(9, 1), D(9, 2), D(9, 3), D(9, 4), D(9, 5), + D(9, 6), D(9, 7), D(10, 0), D(10, 1), +}; + +static const struct sppctl_grp sp7021grps_emmc[] = { + EGRP("CARD0_EMMC", 1, pins_emmc), +}; + +static const unsigned int pins_sdsd[] = { + D(8, 1), D(8, 2), D(8, 3), D(8, 4), D(8, 5), D(8, 6), +}; + +static const struct sppctl_grp sp7021grps_sdsd[] = { + EGRP("SD_CARD", 1, pins_sdsd), +}; + +static const unsigned int pins_uar0[] = { + D(11, 0), D(11, 1), +}; + +static const struct sppctl_grp sp7021grps_uar0[] = { + EGRP("UA0", 1, pins_uar0), +}; + +static const unsigned int pins_adbg1[] = { + D(10, 2), D(10, 3), +}; + +static const unsigned int pins_adbg2[] = { + D(7, 1), D(7, 2), +}; + +static const struct sppctl_grp sp7021grps_adbg[] = { + EGRP("ACHIP_DEBUG1", 1, pins_adbg1), + EGRP("ACHIP_DEBUG2", 2, pins_adbg2), +}; + +static const unsigned int pins_aua2axi1[] = { + D(2, 0), D(2, 1), D(2, 2), +}; + +static const unsigned int pins_aua2axi2[] = { + D(1, 0), D(1, 1), D(1, 2), +}; + +static const struct sppctl_grp sp7021grps_au2x[] = { + EGRP("ACHIP_UA2AXI1", 1, pins_aua2axi1), + EGRP("ACHIP_UA2AXI2", 2, pins_aua2axi2), +}; + +static const unsigned int pins_fpga[] = { + D(0, 2), D(0, 3), D(0, 4), D(0, 5), D(0, 6), D(0, 7), + D(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), + D(1, 6), D(1, 7), D(2, 0), D(2, 1), D(2, 2), D(2, 3), + D(2, 4), D(2, 5), D(2, 6), D(2, 7), D(3, 0), D(3, 1), + D(3, 2), D(3, 3), D(3, 4), D(3, 5), D(3, 6), D(3, 7), + D(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), D(4, 5), + D(4, 6), D(4, 7), D(5, 0), D(5, 1), D(5, 2), +}; + +static const struct sppctl_grp sp7021grps_fpga[] = { + EGRP("FPGA_IFX", 1, pins_fpga), +}; + +static const unsigned int pins_hdmi1[] = { + D(10, 6), D(12, 2), D(12, 1), +}; + +static const unsigned int pins_hdmi2[] = { + D(8, 3), D(8, 5), D(8, 6), +}; + +static const unsigned int pins_hdmi3[] = { + D(7, 4), D(7, 6), D(7, 7), +}; + +static const struct sppctl_grp sp7021grps_hdmi[] = { + EGRP("HDMI_TX1", 1, pins_hdmi1), + EGRP("HDMI_TX2", 2, pins_hdmi2), + EGRP("HDMI_TX3", 3, pins_hdmi3), +}; + +static const unsigned int pins_eadc[] = { + D(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), D(1, 6), +}; + +static const struct sppctl_grp sp7021grps_eadc[] = { + EGRP("AUD_EXT_ADC_IFX0", 1, pins_eadc), +}; + +static const unsigned int pins_edac[] = { + D(2, 5), D(2, 6), D(2, 7), D(3, 0), D(3, 1), D(3, 2), D(3, 4), +}; + +static const struct sppctl_grp sp7021grps_edac[] = { + EGRP("AUD_EXT_DAC_IFX0", 1, pins_edac), +}; + +static const unsigned int pins_spdi[] = { + D(2, 4), +}; + +static const struct sppctl_grp sp7021grps_spdi[] = { + EGRP("AUD_IEC_RX0", 1, pins_spdi), +}; + +static const unsigned int pins_spdo[] = { + D(3, 6), +}; + +static const struct sppctl_grp sp7021grps_spdo[] = { + EGRP("AUD_IEC_TX0", 1, pins_spdo), +}; + +static const unsigned int pins_tdmt[] = { + D(2, 5), D(2, 6), D(2, 7), D(3, 0), D(3, 1), D(3, 2), +}; + +static const struct sppctl_grp sp7021grps_tdmt[] = { + EGRP("TDMTX_IFX0", 1, pins_tdmt), +}; + +static const unsigned int pins_tdmr[] = { + D(1, 7), D(2, 0), D(2, 1), D(2, 2), +}; + +static const struct sppctl_grp sp7021grps_tdmr[] = { + EGRP("TDMRX_IFX0", 1, pins_tdmr), +}; + +static const unsigned int pins_pdmr[] = { + D(1, 7), D(2, 0), D(2, 1), D(2, 2), D(2, 3), +}; + +static const struct sppctl_grp sp7021grps_pdmr[] = { + EGRP("PDMRX_IFX0", 1, pins_pdmr), +}; + +static const unsigned int pins_pcmt[] = { + D(3, 7), D(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), +}; + +static const struct sppctl_grp sp7021grps_pcmt[] = { + EGRP("PCM_IEC_TX", 1, pins_pcmt), +}; + +static const unsigned int pins_lcdi[] = { + D(1, 4), D(1, 5), D(1, 6), D(1, 7), D(2, 0), D(2, 1), D(2, 2), D(2, 3), + D(2, 4), D(2, 5), D(2, 6), D(2, 7), D(3, 0), D(3, 1), D(3, 2), D(3, 3), + D(3, 4), D(3, 5), D(3, 6), D(3, 7), D(4, 0), D(4, 1), D(4, 2), D(4, 3), + D(4, 4), D(4, 5), D(4, 6), D(4, 7), +}; + +static const struct sppctl_grp sp7021grps_lcdi[] = { + EGRP("LCDIF", 1, pins_lcdi), +}; + +static const unsigned int pins_dvdd[] = { + D(7, 0), D(7, 1), D(7, 2), D(7, 3), D(7, 4), D(7, 5), D(7, 6), D(7, 7), + D(8, 0), D(8, 1), D(8, 2), D(8, 3), D(8, 4), D(8, 5), +}; + +static const struct sppctl_grp sp7021grps_dvdd[] = { + EGRP("DVD_DSP_DEBUG", 1, pins_dvdd), +}; + +static const unsigned int pins_i2cd[] = { + D(1, 0), D(1, 1), +}; + +static const struct sppctl_grp sp7021grps_i2cd[] = { + EGRP("I2C_DEBUG", 1, pins_i2cd), +}; + +static const unsigned int pins_i2cs[] = { + D(0, 0), D(0, 1), +}; + +static const struct sppctl_grp sp7021grps_i2cs[] = { + EGRP("I2C_SLAVE", 1, pins_i2cs), +}; + +static const unsigned int pins_wakp[] = { + D(10, 5), +}; + +static const struct sppctl_grp sp7021grps_wakp[] = { + EGRP("WAKEUP", 1, pins_wakp), +}; + +static const unsigned int pins_u2ax[] = { + D(2, 0), D(2, 1), D(3, 0), D(3, 1), +}; + +static const struct sppctl_grp sp7021grps_u2ax[] = { + EGRP("UART2AXI", 1, pins_u2ax), +}; + +static const unsigned int pins_u0ic[] = { + D(0, 0), D(0, 1), D(0, 4), D(0, 5), D(1, 0), D(1, 1), +}; + +static const struct sppctl_grp sp7021grps_u0ic[] = { + EGRP("USB0_I2C", 1, pins_u0ic), +}; + +static const unsigned int pins_u1ic[] = { + D(0, 2), D(0, 3), D(0, 6), D(0, 7), D(1, 2), D(1, 3), +}; + +static const struct sppctl_grp sp7021grps_u1ic[] = { + EGRP("USB1_I2C", 1, pins_u1ic), +}; + +static const unsigned int pins_u0ot[] = { + D(11, 2), +}; + +static const struct sppctl_grp sp7021grps_u0ot[] = { + EGRP("USB0_OTG", 1, pins_u0ot), +}; + +static const unsigned int pins_u1ot[] = { + D(11, 3), +}; + +static const struct sppctl_grp sp7021grps_u1ot[] = { + EGRP("USB1_OTG", 1, pins_u1ot), +}; + +static const unsigned int pins_uphd[] = { + D(0, 1), D(0, 2), D(0, 3), D(7, 4), D(7, 5), D(7, 6), + D(7, 7), D(8, 0), D(8, 1), D(8, 2), D(8, 3), + D(9, 7), D(10, 2), D(10, 3), D(10, 4), +}; + +static const struct sppctl_grp sp7021grps_up0d[] = { + EGRP("UPHY0_DEBUG", 1, pins_uphd), +}; + +static const struct sppctl_grp sp7021grps_up1d[] = { + EGRP("UPHY1_DEBUG", 1, pins_uphd), +}; + +static const unsigned int pins_upex[] = { + D(0, 0), D(0, 1), D(0, 2), D(0, 3), D(0, 4), D(0, 5), D(0, 6), D(0, 7), + D(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), D(1, 6), D(1, 7), + D(2, 0), D(2, 1), D(2, 2), D(2, 3), D(2, 4), D(2, 5), D(2, 6), D(2, 7), + D(3, 0), D(3, 1), D(3, 2), D(3, 3), D(3, 4), D(3, 5), D(3, 6), D(3, 7), + D(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), D(4, 5), D(4, 6), D(4, 7), + D(5, 0), D(5, 1), D(5, 2), D(5, 3), D(5, 4), D(5, 5), D(5, 6), D(5, 7), + D(6, 0), D(6, 1), D(6, 2), D(6, 3), D(6, 4), D(6, 5), D(6, 6), D(6, 7), + D(7, 0), D(7, 1), D(7, 2), D(7, 3), D(7, 4), D(7, 5), D(7, 6), D(7, 7), + D(8, 0), D(8, 1), D(8, 2), D(8, 3), D(8, 4), D(8, 5), D(8, 6), D(8, 7), + D(9, 0), D(9, 1), D(9, 2), D(9, 3), D(9, 4), D(9, 5), D(9, 6), D(9, 7), + D(10, 0), D(10, 1), D(10, 2), D(10, 3), D(10, 4), D(10, 5), D(10, 6), D(10, 7), +}; + +static const struct sppctl_grp sp7021grps_upex[] = { + EGRP("UPHY0_EXT", 1, pins_upex), +}; + +static const unsigned int pins_prp1[] = { + D(0, 6), D(0, 7), + D(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), D(1, 6), D(1, 7), + D(2, 1), D(2, 2), D(2, 3), D(2, 4), D(2, 5), D(2, 6), D(2, 7), + D(3, 0), D(3, 1), D(3, 2), +}; + +static const unsigned int pins_prp2[] = { + D(3, 4), D(3, 6), D(3, 7), + D(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), D(4, 5), D(4, 6), D(4, 7), + D(5, 0), D(5, 1), D(5, 2), D(5, 3), D(5, 4), D(5, 5), D(5, 6), D(5, 7), + D(6, 4), +}; + +static const struct sppctl_grp sp7021grps_prbp[] = { + EGRP("PROBE_PORT1", 1, pins_prp1), + EGRP("PROBE_PORT2", 2, pins_prp2), +}; + +const struct sppctl_func sppctl_list_funcs[] = { + FNCN("L2SW_CLK_OUT", pinmux_type_fpmx, 0x00, 0, 7), + FNCN("L2SW_MAC_SMI_MDC", pinmux_type_fpmx, 0x00, 8, 7), + FNCN("L2SW_LED_FLASH0", pinmux_type_fpmx, 0x01, 0, 7), + FNCN("L2SW_LED_FLASH1", pinmux_type_fpmx, 0x01, 8, 7), + FNCN("L2SW_LED_ON0", pinmux_type_fpmx, 0x02, 0, 7), + FNCN("L2SW_LED_ON1", pinmux_type_fpmx, 0x02, 8, 7), + FNCN("L2SW_MAC_SMI_MDIO", pinmux_type_fpmx, 0x03, 0, 7), + FNCN("L2SW_P0_MAC_RMII_TXEN", pinmux_type_fpmx, 0x03, 8, 7), + FNCN("L2SW_P0_MAC_RMII_TXD0", pinmux_type_fpmx, 0x04, 0, 7), + FNCN("L2SW_P0_MAC_RMII_TXD1", pinmux_type_fpmx, 0x04, 8, 7), + FNCN("L2SW_P0_MAC_RMII_CRSDV", pinmux_type_fpmx, 0x05, 0, 7), + FNCN("L2SW_P0_MAC_RMII_RXD0", pinmux_type_fpmx, 0x05, 8, 7), + FNCN("L2SW_P0_MAC_RMII_RXD1", pinmux_type_fpmx, 0x06, 0, 7), + FNCN("L2SW_P0_MAC_RMII_RXER", pinmux_type_fpmx, 0x06, 8, 7), + FNCN("L2SW_P1_MAC_RMII_TXEN", pinmux_type_fpmx, 0x07, 0, 7), + FNCN("L2SW_P1_MAC_RMII_TXD0", pinmux_type_fpmx, 0x07, 8, 7), + FNCN("L2SW_P1_MAC_RMII_TXD1", pinmux_type_fpmx, 0x08, 0, 7), + FNCN("L2SW_P1_MAC_RMII_CRSDV", pinmux_type_fpmx, 0x08, 8, 7), + FNCN("L2SW_P1_MAC_RMII_RXD0", pinmux_type_fpmx, 0x09, 0, 7), + FNCN("L2SW_P1_MAC_RMII_RXD1", pinmux_type_fpmx, 0x09, 8, 7), + FNCN("L2SW_P1_MAC_RMII_RXER", pinmux_type_fpmx, 0x0A, 0, 7), + FNCN("DAISY_MODE", pinmux_type_fpmx, 0x0A, 8, 7), + FNCN("SDIO_CLK", pinmux_type_fpmx, 0x0B, 0, 7), /* 1x SDIO */ + FNCN("SDIO_CMD", pinmux_type_fpmx, 0x0B, 8, 7), + FNCN("SDIO_D0", pinmux_type_fpmx, 0x0C, 0, 7), + FNCN("SDIO_D1", pinmux_type_fpmx, 0x0C, 8, 7), + FNCN("SDIO_D2", pinmux_type_fpmx, 0x0D, 0, 7), + FNCN("SDIO_D3", pinmux_type_fpmx, 0x0D, 8, 7), + FNCN("PWM0", pinmux_type_fpmx, 0x0E, 0, 7), /* 8x PWM */ + FNCN("PWM1", pinmux_type_fpmx, 0x0E, 8, 7), + FNCN("PWM2", pinmux_type_fpmx, 0x0F, 0, 7), + FNCN("PWM3", pinmux_type_fpmx, 0x0F, 8, 7), + + FNCN("PWM4", pinmux_type_fpmx, 0x10, 0, 7), + FNCN("PWM5", pinmux_type_fpmx, 0x10, 8, 7), + FNCN("PWM6", pinmux_type_fpmx, 0x11, 0, 7), + FNCN("PWM7", pinmux_type_fpmx, 0x11, 8, 7), + FNCN("ICM0_D", pinmux_type_fpmx, 0x12, 0, 7), /* 4x Input captures */ + FNCN("ICM1_D", pinmux_type_fpmx, 0x12, 8, 7), + FNCN("ICM2_D", pinmux_type_fpmx, 0x13, 0, 7), + FNCN("ICM3_D", pinmux_type_fpmx, 0x13, 8, 7), + FNCN("ICM0_CLK", pinmux_type_fpmx, 0x14, 0, 7), + FNCN("ICM1_CLK", pinmux_type_fpmx, 0x14, 8, 7), + FNCN("ICM2_CLK", pinmux_type_fpmx, 0x15, 0, 7), + FNCN("ICM3_CLK", pinmux_type_fpmx, 0x15, 8, 7), + FNCN("SPIM0_INT", pinmux_type_fpmx, 0x16, 0, 7), /* 4x SPI masters */ + FNCN("SPIM0_CLK", pinmux_type_fpmx, 0x16, 8, 7), + FNCN("SPIM0_EN", pinmux_type_fpmx, 0x17, 0, 7), + FNCN("SPIM0_DO", pinmux_type_fpmx, 0x17, 8, 7), + FNCN("SPIM0_DI", pinmux_type_fpmx, 0x18, 0, 7), + FNCN("SPIM1_INT", pinmux_type_fpmx, 0x18, 8, 7), + FNCN("SPIM1_CLK", pinmux_type_fpmx, 0x19, 0, 7), + FNCN("SPIM1_EN", pinmux_type_fpmx, 0x19, 8, 7), + FNCN("SPIM1_DO", pinmux_type_fpmx, 0x1A, 0, 7), + FNCN("SPIM1_DI", pinmux_type_fpmx, 0x1A, 8, 7), + FNCN("SPIM2_INT", pinmux_type_fpmx, 0x1B, 0, 7), + FNCN("SPIM2_CLK", pinmux_type_fpmx, 0x1B, 8, 7), + FNCN("SPIM2_EN", pinmux_type_fpmx, 0x1C, 0, 7), + FNCN("SPIM2_DO", pinmux_type_fpmx, 0x1C, 8, 7), + FNCN("SPIM2_DI", pinmux_type_fpmx, 0x1D, 0, 7), + FNCN("SPIM3_INT", pinmux_type_fpmx, 0x1D, 8, 7), + FNCN("SPIM3_CLK", pinmux_type_fpmx, 0x1E, 0, 7), + FNCN("SPIM3_EN", pinmux_type_fpmx, 0x1E, 8, 7), + FNCN("SPIM3_DO", pinmux_type_fpmx, 0x1F, 0, 7), + FNCN("SPIM3_DI", pinmux_type_fpmx, 0x1F, 8, 7), + + FNCN("SPI0S_INT", pinmux_type_fpmx, 0x20, 0, 7), /* 4x SPI slaves */ + FNCN("SPI0S_CLK", pinmux_type_fpmx, 0x20, 8, 7), + FNCN("SPI0S_EN", pinmux_type_fpmx, 0x21, 0, 7), + FNCN("SPI0S_DO", pinmux_type_fpmx, 0x21, 8, 7), + FNCN("SPI0S_DI", pinmux_type_fpmx, 0x22, 0, 7), + FNCN("SPI1S_INT", pinmux_type_fpmx, 0x22, 8, 7), + FNCN("SPI1S_CLK", pinmux_type_fpmx, 0x23, 0, 7), + FNCN("SPI1S_EN", pinmux_type_fpmx, 0x23, 8, 7), + FNCN("SPI1S_DO", pinmux_type_fpmx, 0x24, 0, 7), + FNCN("SPI1S_DI", pinmux_type_fpmx, 0x24, 8, 7), + FNCN("SPI2S_INT", pinmux_type_fpmx, 0x25, 0, 7), + FNCN("SPI2S_CLK", pinmux_type_fpmx, 0x25, 8, 7), + FNCN("SPI2S_EN", pinmux_type_fpmx, 0x26, 0, 7), + FNCN("SPI2S_DO", pinmux_type_fpmx, 0x26, 8, 7), + FNCN("SPI2S_DI", pinmux_type_fpmx, 0x27, 0, 7), + FNCN("SPI3S_INT", pinmux_type_fpmx, 0x27, 8, 7), + FNCN("SPI3S_CLK", pinmux_type_fpmx, 0x28, 0, 7), + FNCN("SPI3S_EN", pinmux_type_fpmx, 0x28, 8, 7), + FNCN("SPI3S_DO", pinmux_type_fpmx, 0x29, 0, 7), + FNCN("SPI3S_DI", pinmux_type_fpmx, 0x29, 8, 7), + FNCN("I2CM0_CLK", pinmux_type_fpmx, 0x2A, 0, 7), /* 4x I2C masters */ + FNCN("I2CM0_DAT", pinmux_type_fpmx, 0x2A, 8, 7), + FNCN("I2CM1_CLK", pinmux_type_fpmx, 0x2B, 0, 7), + FNCN("I2CM1_DAT", pinmux_type_fpmx, 0x2B, 8, 7), + FNCN("I2CM2_CLK", pinmux_type_fpmx, 0x2C, 0, 7), + FNCN("I2CM2_DAT", pinmux_type_fpmx, 0x2C, 8, 7), + FNCN("I2CM3_CLK", pinmux_type_fpmx, 0x2D, 0, 7), + FNCN("I2CM3_DAT", pinmux_type_fpmx, 0x2D, 8, 7), + FNCN("UA1_TX", pinmux_type_fpmx, 0x2E, 0, 7), /* 4x UARTS */ + FNCN("UA1_RX", pinmux_type_fpmx, 0x2E, 8, 7), + FNCN("UA1_CTS", pinmux_type_fpmx, 0x2F, 0, 7), + FNCN("UA1_RTS", pinmux_type_fpmx, 0x2F, 8, 7), + + FNCN("UA2_TX", pinmux_type_fpmx, 0x30, 0, 7), + FNCN("UA2_RX", pinmux_type_fpmx, 0x30, 8, 7), + FNCN("UA2_CTS", pinmux_type_fpmx, 0x31, 0, 7), + FNCN("UA2_RTS", pinmux_type_fpmx, 0x31, 8, 7), + FNCN("UA3_TX", pinmux_type_fpmx, 0x32, 0, 7), + FNCN("UA3_RX", pinmux_type_fpmx, 0x32, 8, 7), + FNCN("UA3_CTS", pinmux_type_fpmx, 0x33, 0, 7), + FNCN("UA3_RTS", pinmux_type_fpmx, 0x33, 8, 7), + FNCN("UA4_TX", pinmux_type_fpmx, 0x34, 0, 7), + FNCN("UA4_RX", pinmux_type_fpmx, 0x34, 8, 7), + FNCN("UA4_CTS", pinmux_type_fpmx, 0x35, 0, 7), + FNCN("UA4_RTS", pinmux_type_fpmx, 0x35, 8, 7), + FNCN("TIMER0_INT", pinmux_type_fpmx, 0x36, 0, 7), /* 4x timer int. */ + FNCN("TIMER1_INT", pinmux_type_fpmx, 0x36, 8, 7), + FNCN("TIMER2_INT", pinmux_type_fpmx, 0x37, 0, 7), + FNCN("TIMER3_INT", pinmux_type_fpmx, 0x37, 8, 7), + FNCN("GPIO_INT0", pinmux_type_fpmx, 0x38, 0, 7), /* 8x GPIO int. */ + FNCN("GPIO_INT1", pinmux_type_fpmx, 0x38, 8, 7), + FNCN("GPIO_INT2", pinmux_type_fpmx, 0x39, 0, 7), + FNCN("GPIO_INT3", pinmux_type_fpmx, 0x39, 8, 7), + FNCN("GPIO_INT4", pinmux_type_fpmx, 0x3A, 0, 7), + FNCN("GPIO_INT5", pinmux_type_fpmx, 0x3A, 8, 7), + FNCN("GPIO_INT6", pinmux_type_fpmx, 0x3B, 0, 7), + FNCN("GPIO_INT7", pinmux_type_fpmx, 0x3B, 8, 7), + + /* MOON1 register */ + FNCE("SPI_FLASH", pinmux_type_grp, 0x01, 0, 2, sp7021grps_spif), + FNCE("SPI_FLASH_4BIT", pinmux_type_grp, 0x01, 2, 2, sp7021grps_spi4), + FNCE("SPI_NAND", pinmux_type_grp, 0x01, 4, 1, sp7021grps_snan), + FNCE("CARD0_EMMC", pinmux_type_grp, 0x01, 5, 1, sp7021grps_emmc), + FNCE("SD_CARD", pinmux_type_grp, 0x01, 6, 1, sp7021grps_sdsd), + FNCE("UA0", pinmux_type_grp, 0x01, 7, 1, sp7021grps_uar0), + FNCE("ACHIP_DEBUG", pinmux_type_grp, 0x01, 8, 2, sp7021grps_adbg), + FNCE("ACHIP_UA2AXI", pinmux_type_grp, 0x01, 10, 2, sp7021grps_au2x), + FNCE("FPGA_IFX", pinmux_type_grp, 0x01, 12, 1, sp7021grps_fpga), + FNCE("HDMI_TX", pinmux_type_grp, 0x01, 13, 2, sp7021grps_hdmi), + + FNCE("AUD_EXT_ADC_IFX0", pinmux_type_grp, 0x01, 15, 1, sp7021grps_eadc), + FNCE("AUD_EXT_DAC_IFX0", pinmux_type_grp, 0x02, 0, 1, sp7021grps_edac), + FNCE("SPDIF_RX", pinmux_type_grp, 0x02, 2, 1, sp7021grps_spdi), + FNCE("SPDIF_TX", pinmux_type_grp, 0x02, 3, 1, sp7021grps_spdo), + FNCE("TDMTX_IFX0", pinmux_type_grp, 0x02, 4, 1, sp7021grps_tdmt), + FNCE("TDMRX_IFX0", pinmux_type_grp, 0x02, 5, 1, sp7021grps_tdmr), + FNCE("PDMRX_IFX0", pinmux_type_grp, 0x02, 6, 1, sp7021grps_pdmr), + FNCE("PCM_IEC_TX", pinmux_type_grp, 0x02, 7, 1, sp7021grps_pcmt), + FNCE("LCDIF", pinmux_type_grp, 0x04, 6, 1, sp7021grps_lcdi), + FNCE("DVD_DSP_DEBUG", pinmux_type_grp, 0x02, 8, 1, sp7021grps_dvdd), + FNCE("I2C_DEBUG", pinmux_type_grp, 0x02, 9, 1, sp7021grps_i2cd), + FNCE("I2C_SLAVE", pinmux_type_grp, 0x02, 10, 1, sp7021grps_i2cs), + FNCE("WAKEUP", pinmux_type_grp, 0x02, 11, 1, sp7021grps_wakp), + FNCE("UART2AXI", pinmux_type_grp, 0x02, 12, 2, sp7021grps_u2ax), + FNCE("USB0_I2C", pinmux_type_grp, 0x02, 14, 2, sp7021grps_u0ic), + FNCE("USB1_I2C", pinmux_type_grp, 0x03, 0, 2, sp7021grps_u1ic), + FNCE("USB0_OTG", pinmux_type_grp, 0x03, 2, 1, sp7021grps_u0ot), + FNCE("USB1_OTG", pinmux_type_grp, 0x03, 3, 1, sp7021grps_u1ot), + FNCE("UPHY0_DEBUG", pinmux_type_grp, 0x03, 4, 1, sp7021grps_up0d), + FNCE("UPHY1_DEBUG", pinmux_type_grp, 0x03, 5, 1, sp7021grps_up1d), + FNCE("UPHY0_EXT", pinmux_type_grp, 0x03, 6, 1, sp7021grps_upex), + FNCE("PROBE_PORT", pinmux_type_grp, 0x03, 7, 2, sp7021grps_prbp), +}; + +const size_t sppctl_list_funcs_sz = ARRAY_SIZE(sppctl_list_funcs); -- 2.7.4 ^ permalink raw reply related [flat|nested] 20+ messages in thread
* Re: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2021-12-24 7:42 ` [PATCH v5 2/2] pinctrl: Add driver " Wells Lu @ 2021-12-25 15:32 ` Andy Shevchenko 2021-12-28 15:38 ` Wells Lu 呂芳騰 2022-01-10 18:17 ` Wells Lu 呂芳騰 0 siblings, 2 replies; 20+ messages in thread From: Andy Shevchenko @ 2021-12-25 15:32 UTC (permalink / raw) To: Wells Lu Cc: Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, Wells Lu 呂芳騰, dvorkin On Sat, Dec 25, 2021 at 3:44 AM Wells Lu <wellslutw@gmail.com> wrote: > > Add driver for Sunplus SP7021 SoC. Thanks for an update, my comments below. ... > +config PINCTRL_SPPCTL > + bool "Sunplus SP7021 PinMux and GPIO driver" Why bool and not tristate? > + depends on SOC_SP7021 > + depends on OF && HAS_IOMEM ... > +#include <linux/of.h> > +#include <linux/of_device.h> > +#include <linux/pinctrl/pinconf.h> > +#include <linux/pinctrl/pinconf-generic.h> > +#include <linux/pinctrl/pinmux.h> Can you move this group... > +#include <linux/platform_device.h> > +#include <linux/seq_file.h> > +#include <linux/slab.h> ...to be somewhere here? > +#include <dt-bindings/pinctrl/sppctl-sp7021.h> ... > +/* inline functions */ Useless. ... > + mask = GENMASK(bit_sz - 1, 0) << (bit_off + SPPCTL_GROUP_PINMUX_MASK_SHIFT); > + reg = mask | (val << bit_off); Now you may do one step forward: mask = GENMASK(bit_sz - 1, 0) << SPPCTL_GROUP_PINMUX_MASK_SHIFT; reg = (val | mask) << bit_off; ... > +static void sppctl_first_master_set(struct gpio_chip *chip, unsigned int offset, > + enum mux_first_reg first, enum mux_master_reg master) > +{ > + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); > + u32 reg_off, bit_off, reg; > + int val; > + > + /* FIRST register */ > + if (first != mux_f_keep) { > + /* > + * Refer to descriptions of function sppctl_first_get() > + * for usage of FIRST registers. > + */ > + reg_off = (offset / 32) * 4; > + bit_off = offset % 32; > + > + reg = sppctl_first_readl(spp_gchip, reg_off); > + val = (reg & BIT(bit_off)) ? 1 : 0; > + if (first != val) { first is enum, val is int, are you sure it's good to compare like this? > + if (first == mux_f_gpio) > + reg |= BIT(bit_off); > + else > + reg &= ~BIT(bit_off); Since you operate against enums it's better to use switch-case. > + sppctl_first_writel(spp_gchip, reg, reg_off); > + } > + } > + > + /* MASTER register */ > + if (master != mux_m_keep) { > + /* > + * Refer to descriptions of function sppctl_master_get() > + * for usage of MASTER registers. > + */ > + reg_off = (offset / 16) * 4; > + bit_off = offset % 16; > + > + reg = BIT(bit_off) << SPPCTL_MASTER_MASK_SHIFT; > + if (master == mux_m_gpio) > + reg |= BIT(bit_off); > + sppctl_gpio_master_writel(spp_gchip, reg, reg_off); > + } > +} ... > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); Perhaps a macro with definitive name? ... > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > + if (val) > + reg |= BIT(bit_off); You can use it even here: if (val) reg = MY_MACRO(bit_off) else reg = BIT(...) // perhaps another macro ... > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); Ditto. ... > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); Ditto. ... > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > + if (val) > + reg |= BIT(bit_off); Ditto. ... > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > + if (val) > + reg |= BIT(bit_off); Ditto. And looking into repetition, you may even have a helper which does this conditional static inline u32 sppctl_...() { ... return reg; } ... > + int ret = 0; Redudant variable, return directly. > + switch (param) { > + case PIN_CONFIG_DRIVE_OPEN_DRAIN: > + /* > + * Upper 16-bit word is mask. Lower 16-bit word is value. > + * Refer to descriptions of function sppctl_master_get(). > + */ > + reg_off = (offset / 16) * 4; > + bit_off = offset % 16; > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); As I commented above use helper function which takes offset as input and returns you reg and reg_off. > + sppctl_gpio_od_writel(spp_gchip, reg, reg_off); > + break; > + > + case PIN_CONFIG_INPUT_ENABLE: > + break; > + > + case PIN_CONFIG_OUTPUT: > + ret = sppctl_gpio_direction_output(chip, offset, 0); > + break; > + > + case PIN_CONFIG_PERSIST_STATE: > + ret = -ENOTSUPP; > + break; > + > + default: > + ret = -EINVAL; > + break; > + } > + > + return ret; > +} ... > + if (!of_find_property(pdev->dev.of_node, "gpio-controller", NULL)) > + return dev_err_probe(&pdev->dev, -EINVAL, "Not a gpio-controller!\n"); Why do you need this check for? ... > + gchip->can_sleep = 0; Besides that it's already cleared, the type here is boolean. ... > +/* pinconf operations */ Any value of this comment? > +static int sppctl_pin_config_get(struct pinctrl_dev *pctldev, unsigned int pin, > + unsigned long *config) > +{ > + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); > + unsigned int param = pinconf_to_config_param(*config); > + unsigned int arg = 0; Move assignment to where it actually makes sense. > + switch (param) { > + case PIN_CONFIG_DRIVE_OPEN_DRAIN: > + if (!sppctl_gpio_output_od_get(&pctl->spp_gchip->chip, pin)) > + return -EINVAL; > + break; > + > + case PIN_CONFIG_OUTPUT: > + if (!sppctl_first_get(&pctl->spp_gchip->chip, pin)) > + return -EINVAL; > + if (!sppctl_master_get(&pctl->spp_gchip->chip, pin)) > + return -EINVAL; > + if (sppctl_gpio_get_direction(&pctl->spp_gchip->chip, pin)) > + return -EINVAL; > + arg = sppctl_gpio_get(&pctl->spp_gchip->chip, pin); > + break; > + > + default: > + return -EOPNOTSUPP; > + } > + *config = pinconf_to_config_packed(param, arg); > + > + return 0; > +} ... > + switch (f->type) { > + case pinmux_type_fpmx: /* fully-pinmux */ Why do you need these comments? Shouldn't you rather to kernel doc your enum entries? > + *num_groups = sppctl_pmux_list_sz; > + *groups = sppctl_pmux_list_s; > + break; > + > + case pinmux_type_grp: /* group-pinmux */ > + if (!f->grps) > + break; > + > + *num_groups = f->gnum; > + for (i = 0; i < pctl->unq_grps_sz; i++) > + if (pctl->g2fp_maps[i].f_idx == selector) > + break; > + *groups = &pctl->unq_grps[i]; > + break; > + } > +/** sppctl_fully_pinmux_conv - Convert GPIO# to fully-pinmux control-field setting > + * > + * Each fully-pinmux function can be mapped to any of GPIO 8 ~ 71 by > + * settings its control-field. Refer to following table: > + * > + * control-field | GPIO > + * --------------+-------- > + * 0 | No map > + * 1 | 8 > + * 2 | 9 > + * 3 | 10 > + * : | : > + * 65 | 71 > + */ > +static inline int sppctl_fully_pinmux_conv(unsigned int offset) > +{ > + return (offset < 8) ? 0 : offset - 7; > +} ... > +static const struct pinmux_ops sppctl_pinmux_ops = { > + .get_functions_count = sppctl_get_functions_count, > + .get_function_name = sppctl_get_function_name, > + .get_function_groups = sppctl_get_function_groups, > + .set_mux = sppctl_set_mux, > + .gpio_request_enable = sppctl_gpio_request_enable, > + .strict = true + Comma. > +}; ... > +static int sppctl_dt_node_to_map(struct pinctrl_dev *pctldev, struct device_node *np_config, > + struct pinctrl_map **map, unsigned int *num_maps) > +{ > + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); > + int nmG = of_property_count_strings(np_config, "groups"); > + const struct sppctl_func *f = NULL; > + u8 pin_num, pin_type, pin_func; > + struct device_node *parent; > + unsigned long *configs; > + struct property *prop; > + const char *s_f, *s_g; > + > + const __be32 *list; > + u32 dt_pin, dt_fun; > + int i, size = 0; > + > + list = of_get_property(np_config, "sunplus,pins", &size); > + > + if (nmG <= 0) > + nmG = 0; > + > + parent = of_get_parent(np_config); > + *num_maps = size / sizeof(*list); > + > + /* > + * Process property: > + * sunplus,pins = < u32 u32 u32 ... >; > + * > + * Each 32-bit integer defines a individual pin in which: > + * > + * Bit 32~24: defines GPIO pin number. Its range is 0 ~ 98. > + * Bit 23~16: defines types: (1) fully-pinmux pins > + * (2) IO processor pins > + * (3) digital GPIO pins > + * Bit 15~8: defines pins of peripherals (which are defined in > + * 'include/dt-binging/pinctrl/sppctl.h'). > + * Bit 7~0: defines types or initial-state of digital GPIO pins. > + */ > + for (i = 0; i < (*num_maps); i++) { > + dt_pin = be32_to_cpu(list[i]); > + pin_num = FIELD_GET(GENMASK(31, 24), dt_pin); > + > + /* Check if out of range? */ > + if (pin_num >= sppctl_pins_all_sz) { > + dev_err(pctldev->dev, "Invalid pin property at index %d (0x%08x)\n", > + i, dt_pin); > + return -EINVAL; > + } > + } > + > + *map = kcalloc(*num_maps + nmG, sizeof(**map), GFP_KERNEL); > + for (i = 0; i < (*num_maps); i++) { > + dt_pin = be32_to_cpu(list[i]); > + pin_num = FIELD_GET(GENMASK(31, 24), dt_pin); > + pin_type = FIELD_GET(GENMASK(23, 16), dt_pin); > + pin_func = FIELD_GET(GENMASK(15, 8), dt_pin); > + (*map)[i].name = parent->name; > + > + if (pin_type == SPPCTL_PCTL_G_GPIO) { > + /* A digital GPIO pin */ > + (*map)[i].type = PIN_MAP_TYPE_CONFIGS_PIN; > + (*map)[i].data.configs.num_configs = 1; > + (*map)[i].data.configs.group_or_pin = pin_get_name(pctldev, pin_num); > + configs = kmalloc(sizeof(*configs), GFP_KERNEL); > + *configs = FIELD_GET(GENMASK(7, 0), dt_pin); > + (*map)[i].data.configs.configs = configs; > + > + dev_dbg(pctldev->dev, "%s: GPIO (%s)\n", > + (*map)[i].data.configs.group_or_pin, > + (*configs & (SPPCTL_PCTL_L_OUT | SPPCTL_PCTL_L_OU1)) ? > + "OUT" : "IN"); > + } else if (pin_type == SPPCTL_PCTL_G_IOPP) { > + /* A IO Processor (IOP) pin */ > + (*map)[i].type = PIN_MAP_TYPE_CONFIGS_PIN; > + (*map)[i].data.configs.num_configs = 1; > + (*map)[i].data.configs.group_or_pin = pin_get_name(pctldev, pin_num); > + configs = kmalloc(sizeof(*configs), GFP_KERNEL); > + *configs = SPPCTL_IOP_CONFIGS; > + (*map)[i].data.configs.configs = configs; > + > + dev_dbg(pctldev->dev, "%s: IOP\n", > + (*map)[i].data.configs.group_or_pin); > + } else { > + /* A fully-pinmux pin */ > + (*map)[i].type = PIN_MAP_TYPE_MUX_GROUP; > + (*map)[i].data.mux.function = sppctl_list_funcs[pin_func].name; > + (*map)[i].data.mux.group = pin_get_name(pctldev, pin_num); > + > + dev_dbg(pctldev->dev, "%s: %s\n", (*map)[i].data.mux.group, > + (*map)[i].data.mux.function); > + } > + } > + > + /* > + * Process properties: > + * function = "xxx"; > + * groups = "yyy"; > + */ > + if (nmG > 0 && of_property_read_string(np_config, "function", &s_f) == 0) { > + of_property_for_each_string(np_config, "groups", prop, s_g) { > + (*map)[*num_maps].type = PIN_MAP_TYPE_MUX_GROUP; > + (*map)[*num_maps].data.mux.function = s_f; > + (*map)[*num_maps].data.mux.group = s_g; > + (*num_maps)++; > + > + dev_dbg(pctldev->dev, "%s: %s\n", s_f, s_g); > + } > + } > + > + /* > + * Process property: > + * sunplus,zero_func = < u32 u32 u32 ...> > + */ > + list = of_get_property(np_config, "sunplus,zero_func", &size); > + if (list) { > + for (i = 0; i < (size / sizeof(*list)); i++) { > + dt_fun = be32_to_cpu(list[i]); > + if (dt_fun >= sppctl_list_funcs_sz) { > + dev_err(pctldev->dev, "Zero-func %d out of range!\n", > + dt_fun); > + continue; > + } > + > + f = &sppctl_list_funcs[dt_fun]; > + switch (f->type) { > + case pinmux_type_fpmx: > + sppctl_func_set(pctl, dt_fun, 0); > + dev_dbg(pctldev->dev, "%s: No map\n", f->name); > + break; > + > + case pinmux_type_grp: > + sppctl_gmx_set(pctl, f->roff, f->boff, f->blen, 0); > + dev_dbg(pctldev->dev, "%s: No map\n", f->name); > + break; > + > + default: > + dev_err(pctldev->dev, "Wrong zero-group: %d (%s)\n", > + dt_fun, f->name); > + break; > + } > + } > + } > + > + of_node_put(parent); > + dev_dbg(pctldev->dev, "%d pins mapped\n", *num_maps); > + return 0; > +} ... > + sppctl->g2fp_maps = devm_kcalloc(&pdev->dev, sppctl->unq_grps_sz + 1, > + sizeof(*sppctl->g2fp_maps), GFP_KERNEL); > + if (!sppctl->g2fp_maps) > + return -ENOMEM; > + /* > + * Check only product of n and size of the second devm_kcalloc() > + * because its size is the largest of the two. > + */ > + if (unlikely(check_mul_overflow(sppctl->unq_grps_sz + 1, > + sizeof(*sppctl->g2fp_maps), &prod))) > + return -EINVAL; What the point to check it after? What the point to use it with kcalloc()? Please, do your homework, i.e. read the code which implements that. ... > + struct device_node *np = of_node_get(pdev->dev.of_node); What's the role of of_node_get()? ... > + /* Initialize pctl_desc */ Useless. Drop all useless comments like this from the code. ... > + dev_info(&pdev->dev, "SP7021 PinCtrl by Sunplus/Tibbo Tech."); Is it useful? ... > +#ifndef __SPPCTL_H__ > +#define __SPPCTL_H__ > + > +#include <linux/bits.h> > +#include <linux/gpio/driver.h> > +#include <linux/kernel.h> > +#include <linux/pinctrl/pinctrl.h> > +#include <linux/spinlock.h> types.h is missed. ... > +/** enum mux_first_reg - define modes of FIRST register accesses Fix the multi-line comment style. You mentioned you fixed, but seems not (not in all places). > + * - mux_f_mux: Select the pin to a fully-pinmux pin > + * - mux_f_gpio: Select the pin to a GPIO or IOP pin > + * - mux_f_keep: Don't change (keep intact) > + */ > +enum mux_first_reg { > + mux_f_mux = 0, /* select fully-pinmux */ > + mux_f_gpio = 1, /* select GPIO or IOP pinmux */ > + mux_f_keep = 2, /* keep no change */ > +}; > +struct sppctl_gpio_chip { > + void __iomem *gpioxt_base; /* MASTER, OE, OUT, IN, I_INV, O_INV, OD */ > + void __iomem *first_base; /* GPIO_FIRST */ > + > + struct gpio_chip chip; > + spinlock_t lock; /* lock for accessing OE register */ > +}; Why is this in the header? ... > +/* SP7021 Pin Controller Driver. > + * Copyright (C) Sunplus Tech / Tibbo Tech. > + */ Multi-line comments. I stopped here, please read my comments for previous versions and here and try your best. -- With Best Regards, Andy Shevchenko ^ permalink raw reply [flat|nested] 20+ messages in thread
* RE: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2021-12-25 15:32 ` Andy Shevchenko @ 2021-12-28 15:38 ` Wells Lu 呂芳騰 2022-01-10 18:41 ` Andy Shevchenko 2022-01-10 18:17 ` Wells Lu 呂芳騰 1 sibling, 1 reply; 20+ messages in thread From: Wells Lu 呂芳騰 @ 2021-12-28 15:38 UTC (permalink / raw) To: Andy Shevchenko, Wells Lu Cc: Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin Hi Andy, Thanks a lot for your review. Please see my answers below: > > > > Add driver for Sunplus SP7021 SoC. > > Thanks for an update, my comments below. > > ... > > > +config PINCTRL_SPPCTL > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > Why bool and not tristate? Pinctrl driver is selected by many drivers in SP7021 platform. We never build it as a module, but build-in to kernel. So we use "bool". Should we set it to tristate? > > > + depends on SOC_SP7021 > > + depends on OF && HAS_IOMEM > > ... > > > +#include <linux/of.h> > > +#include <linux/of_device.h> > > > +#include <linux/pinctrl/pinconf.h> > > +#include <linux/pinctrl/pinconf-generic.h> #include > > +<linux/pinctrl/pinmux.h> > > Can you move this group... > > > +#include <linux/platform_device.h> > > +#include <linux/seq_file.h> > > +#include <linux/slab.h> > > ...to be somewhere here? Yes, I'll move it next patch. > > +#include <dt-bindings/pinctrl/sppctl-sp7021.h> > > ... > > > +/* inline functions */ > > Useless. I'll remove all this kind of comments next patch. > ... > > > + mask = GENMASK(bit_sz - 1, 0) << (bit_off + SPPCTL_GROUP_PINMUX_MASK_SHIFT); > > + reg = mask | (val << bit_off); > > Now you may do one step forward: > > mask = GENMASK(bit_sz - 1, 0) << SPPCTL_GROUP_PINMUX_MASK_SHIFT; > reg = (val | mask) << bit_off; I'll revise these statements as code you've shared. > ... > > > +static void sppctl_first_master_set(struct gpio_chip *chip, unsigned int offset, > > + enum mux_first_reg first, enum > > +mux_master_reg master) { > > + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); > > + u32 reg_off, bit_off, reg; > > + int val; > > + > > + /* FIRST register */ > > + if (first != mux_f_keep) { > > + /* > > + * Refer to descriptions of function sppctl_first_get() > > + * for usage of FIRST registers. > > + */ > > + reg_off = (offset / 32) * 4; > > + bit_off = offset % 32; > > + > > + reg = sppctl_first_readl(spp_gchip, reg_off); > > + val = (reg & BIT(bit_off)) ? 1 : 0; > > > + if (first != val) { > > first is enum, val is int, are you sure it's good to compare like this? No, it is always not good to compare different type of things. I'll modify code as shown below: enum mux_first_reg val; : : val = (reg & BIT(bit_off)) ? mux_f_gpio : mux_f_mux; > > + if (first == mux_f_gpio) > > + reg |= BIT(bit_off); > > + else > > + reg &= ~BIT(bit_off); > > > Since you operate against enums it's better to use switch-case. I'll modify code as shown below: if (first != val) switch (first) { case mux_f_gpio: reg |= BIT(bit_off); sppctl_first_writel(spp_gchip, reg, reg_off); break; case mux_f_mux: reg &= ~BIT(bit_off); sppctl_first_writel(spp_gchip, reg, reg_off); break; case mux_f_keep: break; } > > + sppctl_first_writel(spp_gchip, reg, reg_off); > > + } > > + } > > + > > + /* MASTER register */ > > + if (master != mux_m_keep) { > > + /* > > + * Refer to descriptions of function sppctl_master_get() > > + * for usage of MASTER registers. > > + */ > > + reg_off = (offset / 16) * 4; > > + bit_off = offset % 16; > > + > > + reg = BIT(bit_off) << SPPCTL_MASTER_MASK_SHIFT; > > + if (master == mux_m_gpio) > > + reg |= BIT(bit_off); > > + sppctl_gpio_master_writel(spp_gchip, reg, reg_off); > > + } > > +} > > ... > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); > > Perhaps a macro with definitive name? I'll define two new macros: #define SPPCTL_MOON_REG_MASK_SHIFT 16 #define SPPCTL_SET_MOON_REG_BIT(bit) (BIT(bit + SPPCTL_MOON_REG_MASK_SHIFT) | BIT(bit)) #define SPPCTL_CLR_MOON_REG_BIT(bit) BIT(bit + SPPCTL_MOON_REG_MASK_SHIFT) And modify code as shown below: reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > ... > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > > + if (val) > > + reg |= BIT(bit_off); > > You can use it even here: > > if (val) > reg = MY_MACRO(bit_off) > else > reg = BIT(...) // perhaps another macro I'll modify code as shown below: if (val) reg = SPPCTL_SET_MOON_REG_BIT(bit_off); else reg = SPPCTL_CLR_MOON_REG_BIT(bit_off); > ... > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > > Ditto. I'll modify code as shown below: reg = SPPCTL_CLR_MOON_REG_BIT(bit_off); > ... > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); > > Ditto. I'll modify code as shown shown below: reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > ... > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > > + if (val) > > + reg |= BIT(bit_off); > > Ditto. I'll modify code as shown below: if (val) reg = SPPCTL_SET_MOON_REG_BIT(bit_off); else reg = SPPCTL_CLR_MOON_REG_BIT(bit_off); > ... > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > > + if (val) > > + reg |= BIT(bit_off); > > Ditto. I'll modify code as shown in above case. > And looking into repetition, you may even have a helper which does this conditional > > static inline u32 sppctl_...() > { > ... > return reg; > } I'll add an inline function as shown below: static inline u32 sppctl_prep_moon_reg(u32 bit_off, int val) { if (val) return SPPCTL_SET_MOON_REG_BIT(bit_off); else return SPPCTL_CLR_MOON_REG_BIT(bit_off); } And replace all "if (val) ... " with the inline function. > ... > > > + int ret = 0; > > Redundant variable, return directly. I'll remove the redundant variable. > > + switch (param) { > > + case PIN_CONFIG_DRIVE_OPEN_DRAIN: > > + /* > > + * Upper 16-bit word is mask. Lower 16-bit word is value. > > + * Refer to descriptions of function sppctl_master_get(). > > + */ > > + reg_off = (offset / 16) * 4; > > + bit_off = offset % 16; > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | > > + BIT(bit_off); > > As I commented above use helper function which takes offset as input and returns you reg > and reg_off. I'll modify code as shown below: reg = SPPCTL_SET_MOON_REG_BIT(bit_off); Sorry, I don't understand your meaning "returns you reg and reg_off". The helper macro will return reg but not reg_off, right? > > + sppctl_gpio_od_writel(spp_gchip, reg, reg_off); > > + break; > > + > > + case PIN_CONFIG_INPUT_ENABLE: > > + break; > > + > > + case PIN_CONFIG_OUTPUT: > > + ret = sppctl_gpio_direction_output(chip, offset, 0); > > + break; > > + > > + case PIN_CONFIG_PERSIST_STATE: > > + ret = -ENOTSUPP; > > + break; > > + > > + default: > > + ret = -EINVAL; > > + break; > > + } > > + > > + return ret; > > +} > > ... > > > + if (!of_find_property(pdev->dev.of_node, "gpio-controller", NULL)) > > + return dev_err_probe(&pdev->dev, -EINVAL, "Not a > > + gpio-controller!\n"); > > Why do you need this check for? By referring to other pinctrl driver, we check if property "gpio-controller" exists? Will core help us check this? Is this redundant? > ... > > > + gchip->can_sleep = 0; > > Besides that it's already cleared, the type here is boolean. I'll remove the unnecessary assignment as the whole structure is initialized to 0. Should I also remove the assignment: gchip->base = 0; > ... > > > +/* pinconf operations */ > > Any value of this comment? I'll remove it. > > +static int sppctl_pin_config_get(struct pinctrl_dev *pctldev, unsigned int pin, > > + unsigned long *config) { > > + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); > > + unsigned int param = pinconf_to_config_param(*config); > > > + unsigned int arg = 0; > > Move assignment to where it actually makes sense. I'll move it as shown below: case PIN_CONFIG_DRIVE_OPEN_DRAIN: if (!sppctl_gpio_output_od_get(&pctl->spp_gchip->chip, pin)) return -EINVAL; arg = 0; break; > > + switch (param) { > > + case PIN_CONFIG_DRIVE_OPEN_DRAIN: > > + if (!sppctl_gpio_output_od_get(&pctl->spp_gchip->chip, pin)) > > + return -EINVAL; > > + break; > > + > > + case PIN_CONFIG_OUTPUT: > > + if (!sppctl_first_get(&pctl->spp_gchip->chip, pin)) > > + return -EINVAL; > > + if (!sppctl_master_get(&pctl->spp_gchip->chip, pin)) > > + return -EINVAL; > > + if (sppctl_gpio_get_direction(&pctl->spp_gchip->chip, pin)) > > + return -EINVAL; > > + arg = sppctl_gpio_get(&pctl->spp_gchip->chip, pin); > > + break; > > + > > + default: > > + return -EOPNOTSUPP; > > + } > > + *config = pinconf_to_config_packed(param, arg); > > + > > + return 0; > > +} > > ... > > > + switch (f->type) { > > + case pinmux_type_fpmx: /* fully-pinmux */ > > Why do you need these comments? > Shouldn't you rather to kernel doc your enum entries? I'll remove the comments. Could you please tell me where I should write and put my kernel doc? Is there any examples I can refer to? > > + *num_groups = sppctl_pmux_list_sz; > > + *groups = sppctl_pmux_list_s; > > + break; > > + > > + case pinmux_type_grp: /* group-pinmux */ > > + if (!f->grps) > > + break; > > + > > + *num_groups = f->gnum; > > + for (i = 0; i < pctl->unq_grps_sz; i++) > > + if (pctl->g2fp_maps[i].f_idx == selector) > > + break; > > + *groups = &pctl->unq_grps[i]; > > + break; > > > + } > > > +/** sppctl_fully_pinmux_conv - Convert GPIO# to fully-pinmux > > +control-field setting > > + * > > + * Each fully-pinmux function can be mapped to any of GPIO 8 ~ 71 by > > + * settings its control-field. Refer to following table: > > + * > > + * control-field | GPIO > > + * --------------+-------- > > + * 0 | No map > > + * 1 | 8 > > + * 2 | 9 > > + * 3 | 10 > > + * : | : > > + * 65 | 71 > > + */ > > +static inline int sppctl_fully_pinmux_conv(unsigned int offset) { > > + return (offset < 8) ? 0 : offset - 7; } > > ... > > > +static const struct pinmux_ops sppctl_pinmux_ops = { > > + .get_functions_count = sppctl_get_functions_count, > > + .get_function_name = sppctl_get_function_name, > > + .get_function_groups = sppctl_get_function_groups, > > + .set_mux = sppctl_set_mux, > > + .gpio_request_enable = sppctl_gpio_request_enable, > > > + .strict = true > > + Comma. I'll add a comma right after 'true'. > > +}; > > ... > > > +static int sppctl_dt_node_to_map(struct pinctrl_dev *pctldev, struct device_node > *np_config, > > + struct pinctrl_map **map, unsigned > > +int *num_maps) { > > + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); > > + int nmG = of_property_count_strings(np_config, "groups"); > > + const struct sppctl_func *f = NULL; > > + u8 pin_num, pin_type, pin_func; > > + struct device_node *parent; > > + unsigned long *configs; > > + struct property *prop; > > + const char *s_f, *s_g; > > + > > + const __be32 *list; > > + u32 dt_pin, dt_fun; > > + int i, size = 0; > > + > > + list = of_get_property(np_config, "sunplus,pins", &size); > > + > > + if (nmG <= 0) > > + nmG = 0; > > + > > + parent = of_get_parent(np_config); > > + *num_maps = size / sizeof(*list); > > + > > + /* > > + * Process property: > > + * sunplus,pins = < u32 u32 u32 ... >; > > + * > > + * Each 32-bit integer defines a individual pin in which: > > + * > > + * Bit 32~24: defines GPIO pin number. Its range is 0 ~ 98. > > + * Bit 23~16: defines types: (1) fully-pinmux pins > > + * (2) IO processor pins > > + * (3) digital GPIO pins > > + * Bit 15~8: defines pins of peripherals (which are defined in > > + * 'include/dt-binging/pinctrl/sppctl.h'). > > + * Bit 7~0: defines types or initial-state of digital GPIO pins. > > + */ > > + for (i = 0; i < (*num_maps); i++) { > > + dt_pin = be32_to_cpu(list[i]); > > + pin_num = FIELD_GET(GENMASK(31, 24), dt_pin); > > + > > + /* Check if out of range? */ > > + if (pin_num >= sppctl_pins_all_sz) { > > + dev_err(pctldev->dev, "Invalid pin property at index %d > (0x%08x)\n", > > + i, dt_pin); > > + return -EINVAL; > > + } > > + } > > + > > + *map = kcalloc(*num_maps + nmG, sizeof(**map), GFP_KERNEL); > > + for (i = 0; i < (*num_maps); i++) { > > + dt_pin = be32_to_cpu(list[i]); > > + pin_num = FIELD_GET(GENMASK(31, 24), dt_pin); > > + pin_type = FIELD_GET(GENMASK(23, 16), dt_pin); > > + pin_func = FIELD_GET(GENMASK(15, 8), dt_pin); > > + (*map)[i].name = parent->name; > > + > > + if (pin_type == SPPCTL_PCTL_G_GPIO) { > > + /* A digital GPIO pin */ > > + (*map)[i].type = PIN_MAP_TYPE_CONFIGS_PIN; > > + (*map)[i].data.configs.num_configs = 1; > > + (*map)[i].data.configs.group_or_pin = pin_get_name(pctldev, > pin_num); > > + configs = kmalloc(sizeof(*configs), GFP_KERNEL); > > + *configs = FIELD_GET(GENMASK(7, 0), dt_pin); > > + (*map)[i].data.configs.configs = configs; > > + > > + dev_dbg(pctldev->dev, "%s: GPIO (%s)\n", > > + (*map)[i].data.configs.group_or_pin, > > + (*configs & (SPPCTL_PCTL_L_OUT | SPPCTL_PCTL_L_OU1)) ? > > + "OUT" : "IN"); > > + } else if (pin_type == SPPCTL_PCTL_G_IOPP) { > > + /* A IO Processor (IOP) pin */ > > + (*map)[i].type = PIN_MAP_TYPE_CONFIGS_PIN; > > + (*map)[i].data.configs.num_configs = 1; > > + (*map)[i].data.configs.group_or_pin = pin_get_name(pctldev, > pin_num); > > + configs = kmalloc(sizeof(*configs), GFP_KERNEL); > > + *configs = SPPCTL_IOP_CONFIGS; > > + (*map)[i].data.configs.configs = configs; > > + > > + dev_dbg(pctldev->dev, "%s: IOP\n", > > + (*map)[i].data.configs.group_or_pin); > > + } else { > > + /* A fully-pinmux pin */ > > + (*map)[i].type = PIN_MAP_TYPE_MUX_GROUP; > > + (*map)[i].data.mux.function = sppctl_list_funcs[pin_func].name; > > + (*map)[i].data.mux.group = > > + pin_get_name(pctldev, pin_num); > > + > > + dev_dbg(pctldev->dev, "%s: %s\n", (*map)[i].data.mux.group, > > + (*map)[i].data.mux.function); > > + } > > + } > > + > > + /* > > + * Process properties: > > + * function = "xxx"; > > + * groups = "yyy"; > > + */ > > + if (nmG > 0 && of_property_read_string(np_config, "function", &s_f) == 0) { > > + of_property_for_each_string(np_config, "groups", prop, s_g) { > > + (*map)[*num_maps].type = PIN_MAP_TYPE_MUX_GROUP; > > + (*map)[*num_maps].data.mux.function = s_f; > > + (*map)[*num_maps].data.mux.group = s_g; > > + (*num_maps)++; > > + > > + dev_dbg(pctldev->dev, "%s: %s\n", s_f, s_g); > > + } > > + } > > + > > + /* > > + * Process property: > > + * sunplus,zero_func = < u32 u32 u32 ...> > > + */ > > + list = of_get_property(np_config, "sunplus,zero_func", &size); > > + if (list) { > > + for (i = 0; i < (size / sizeof(*list)); i++) { > > + dt_fun = be32_to_cpu(list[i]); > > + if (dt_fun >= sppctl_list_funcs_sz) { > > + dev_err(pctldev->dev, "Zero-func %d out of range!\n", > > + dt_fun); > > + continue; > > + } > > + > > + f = &sppctl_list_funcs[dt_fun]; > > + switch (f->type) { > > + case pinmux_type_fpmx: > > + sppctl_func_set(pctl, dt_fun, 0); > > + dev_dbg(pctldev->dev, "%s: No map\n", f->name); > > + break; > > + > > + case pinmux_type_grp: > > + sppctl_gmx_set(pctl, f->roff, f->boff, f->blen, 0); > > + dev_dbg(pctldev->dev, "%s: No map\n", f->name); > > + break; > > + > > + default: > > + dev_err(pctldev->dev, "Wrong zero-group: %d (%s)\n", > > + dt_fun, f->name); > > + break; > > + } > > + } > > + } > > + > > + of_node_put(parent); > > + dev_dbg(pctldev->dev, "%d pins mapped\n", *num_maps); > > + return 0; > > +} > > ... > > > + sppctl->g2fp_maps = devm_kcalloc(&pdev->dev, sppctl->unq_grps_sz + 1, > > + sizeof(*sppctl->g2fp_maps), GFP_KERNEL); > > + if (!sppctl->g2fp_maps) > > + return -ENOMEM; > > > + /* > > + * Check only product of n and size of the second devm_kcalloc() > > + * because its size is the largest of the two. > > + */ > > + if (unlikely(check_mul_overflow(sppctl->unq_grps_sz + 1, > > + sizeof(*sppctl->g2fp_maps), &prod))) > > + return -EINVAL; > > What the point to check it after? What the point to use it with kcalloc()? Please, do your > homework, i.e. read the code which implements that. I'll remove the "if (unlikely(check_mul_overflow()...) return -EINVAL" statement next patch. I think I mis-understood your previous comment. I thought I was asked to add check_mul_overflow() function for devm_kcalloc(...). Sorry for strange codes. I should study devm_kcalloc() furthermore. Now I know devm_kcalloc(...) does multiplication overflow check for us. That's why we need to devm_kzalloc() with devm_kcalloc(). One question left in my mind is, in this case, even we have 10,000 pins, we will never get overflow. It looks not so necessary. > ... > > > + struct device_node *np = of_node_get(pdev->dev.of_node); > > What's the role of of_node_get()? I'll remove the unused codes. I think it was used to check if OF node exists. > ... > > > + /* Initialize pctl_desc */ > > Useless. Drop all useless comments like this from the code. I'll remove all this kind of comments. > ... > > > + dev_info(&pdev->dev, "SP7021 PinCtrl by Sunplus/Tibbo Tech."); > > Is it useful? I think yes. It tells users that Pinctrl driver has probed successfully. If no this message, users don't know if Pinctrl driver has probed successfully or not. For example, because that dts node of pinctrl is "disabled" or Pinctrl driver is even not enabled. Can I keep this? > ... > > > +#ifndef __SPPCTL_H__ > > +#define __SPPCTL_H__ > > + > > +#include <linux/bits.h> > > +#include <linux/gpio/driver.h> > > > +#include <linux/kernel.h> > > +#include <linux/pinctrl/pinctrl.h> > > +#include <linux/spinlock.h> > > types.h is missed. I'll add the header file next patch. > ... > > > +/** enum mux_first_reg - define modes of FIRST register accesses > > Fix the multi-line comment style. You mentioned you fixed, but seems not (not in all places). I'll fix it. Sorry for my mistake. I modified multi-line comments for all. Later, I added more comments. But I forgot to switch back from network mode. > > + * - mux_f_mux: Select the pin to a fully-pinmux pin > > + * - mux_f_gpio: Select the pin to a GPIO or IOP pin > > + * - mux_f_keep: Don't change (keep intact) > > + */ > > +enum mux_first_reg { > > + mux_f_mux = 0, /* select fully-pinmux */ > > + mux_f_gpio = 1, /* select GPIO or IOP pinmux */ > > + mux_f_keep = 2, /* keep no change */ > > +}; > > > > +struct sppctl_gpio_chip { > > + void __iomem *gpioxt_base; /* MASTER, OE, OUT, IN, I_INV, O_INV, OD */ > > + void __iomem *first_base; /* GPIO_FIRST */ > > + > > + struct gpio_chip chip; > > + spinlock_t lock; /* lock for accessing OE register */ > > +}; > > Why is this in the header? Do you mean I need to move this "struct sppctl_gpio_chip { ... }" declaration to c file because it is only used by the c file? > ... > > > +/* SP7021 Pin Controller Driver. > > + * Copyright (C) Sunplus Tech / Tibbo Tech. > > + */ > > Multi-line comments. I'll fix it. Sorry for mistake. I overlooked the file header. > I stopped here, please read my comments for previous versions and here and try your best. I read all your comments many times. I'll do my best to address all comments. Sorry for mis-understand some comments. Your previous comments: > > > > +static int sppctl_dt_node_to_map(struct pinctrl_dev *pctldev, struct device_node *np_config, > > > > + struct pinctrl_map **map, unsigned > > > > +int *num_maps) { > > > > > > Looking into this rather quite big function why you can't use what pin control core provides? > > > > No, we cannot use functions pin-control core provides. > > Please refer to dt-bindings document, "pinctrl/sunplus,sp7021-pinctrl.yaml". > > We have more explanation there. > > Fine, can you reuse some library functions, etc? Please, consider refactoring to make it more readable. Could you please share me your idea about "refactoring"? Or could you give me some hints? I think many times, but have no idea about refactoring. > -- > With Best Regards, > Andy Shevchenko ^ permalink raw reply [flat|nested] 20+ messages in thread
* Re: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2021-12-28 15:38 ` Wells Lu 呂芳騰 @ 2022-01-10 18:41 ` Andy Shevchenko 2022-01-13 17:04 ` Wells Lu 呂芳騰 0 siblings, 1 reply; 20+ messages in thread From: Andy Shevchenko @ 2022-01-10 18:41 UTC (permalink / raw) To: Wells Lu 呂芳騰 Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin On Tue, Dec 28, 2021 at 5:38 PM Wells Lu 呂芳騰 <wells.lu@sunplus.com> wrote: ... > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > Why bool and not tristate? > > Pinctrl driver is selected by many drivers in SP7021 platform. > We never build it as a module, but build-in to kernel. > So we use "bool". > > Should we set it to tristate? You still haven't answered "why", so I can't tell you. ... > > > + /* > > > + * Upper 16-bit word is mask. Lower 16-bit word is value. > > > + * Refer to descriptions of function sppctl_master_get(). > > > + */ > > > + reg_off = (offset / 16) * 4; > > > + bit_off = offset % 16; > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | > > > + BIT(bit_off); > > > > As I commented above use helper function which takes offset as input and returns you reg > > and reg_off. > > I'll modify code as shown below: > > reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > > Sorry, I don't understand your meaning "returns you reg and reg_off". > The helper macro will return reg but not reg_off, right? Something like (fix types accordingly to your needs): static inline u32 sppctl_get_reg_and_offset(unsigned int offset, u32 *roff) { u32 boff = offset % 16; *roff = (offset / 16) * 4; return MY_COOL_MACRO(boff); // BIT(boff + SPPCTL_GPIO_MASK_SHIFT) | BIT(boff) } reg = sppctl_get_reg_and_offset(offset, ®_off); ... > > > + if (!of_find_property(pdev->dev.of_node, "gpio-controller", NULL)) > > > + return dev_err_probe(&pdev->dev, -EINVAL, "Not a > > > + gpio-controller!\n"); > > > > Why do you need this check for? > > By referring to other pinctrl driver, we check if property "gpio-controller" exists? > Will core help us check this? > Is this redundant? You should answer this question, not me. ... > Should I also remove the assignment: > > gchip->base = 0; Actually this is a good catch. Why do you use 0 as a base? In the new code we are supposed to have -1 to be assigned. ... > > > + case pinmux_type_fpmx: /* fully-pinmux */ > > > > Why do you need these comments? > > Shouldn't you rather to kernel doc your enum entries? > > I'll remove the comments. > Could you please tell me where I should write and put my kernel doc? > Is there any examples I can refer to? In the enum definition you do something like this (and read documentation): /** * enum ... * @pinmux_type_fpmx: fully pin muxing * @pinmux_type_grp: group pin muxing * ... */ ... > > > + if (unlikely(check_mul_overflow(sppctl->unq_grps_sz + 1, > > > + sizeof(*sppctl->g2fp_maps), &prod))) > > > + return -EINVAL; > > > > What the point to check it after? What the point to use it with kcalloc()? Please, do your > > homework, i.e. read the code which implements that. > > I'll remove the "if (unlikely(check_mul_overflow()...) return -EINVAL" statement next patch. > > I think I mis-understood your previous comment. > I thought I was asked to add check_mul_overflow() function for devm_kcalloc(...). > Sorry for strange codes. There were basically two iterative comments, i.e. first one suggested adding a check, but second one suggested switching to kcalloc() API. > I should study devm_kcalloc() furthermore. Now I know devm_kcalloc(...) does > multiplication overflow check for us. That's why we need to devm_kzalloc() with > devm_kcalloc(). > > One question left in my mind is, in this case, even we have 10,000 pins, > we will never get overflow. It looks not so necessary. But it's not your issue, the kcalloc() does it for you for the good sake. ... > > > + struct device_node *np = of_node_get(pdev->dev.of_node); > > > > What's the role of of_node_get()? > > I'll remove the unused codes. > I think it was used to check if OF node exists. And if it doesn't, what is the difference? You are the author of this code, please be prepared to explain every line in it. ... > > > + dev_info(&pdev->dev, "SP7021 PinCtrl by Sunplus/Tibbo Tech."); > > > > Is it useful? > > I think yes. It tells users that Pinctrl driver has probed successfully. > If no this message, users don't know if Pinctrl driver has probed > successfully or not. For example, because that dts node of pinctrl is > "disabled" or Pinctrl driver is even not enabled. > > Can I keep this? You can, but I think it's not needed. Users may easily get this from other sources. Why do you need to have such noise in the valuable resource, i.e. kernel message buffer? ... > > > + * - mux_f_mux: Select the pin to a fully-pinmux pin > > > + * - mux_f_gpio: Select the pin to a GPIO or IOP pin > > > + * - mux_f_keep: Don't change (keep intact) > > > + mux_f_mux = 0, /* select fully-pinmux */ > > > + mux_f_gpio = 1, /* select GPIO or IOP pinmux */ > > > + mux_f_keep = 2, /* keep no change */ These comments are replaced by the kernel doc above, no need to keep them. ... > > Why is this in the header? > > Do you mean I need to move this "struct sppctl_gpio_chip { ... }" declaration > to c file because it is only used by the c file? Yes. ... > Your previous comments: > > > > > +static int sppctl_dt_node_to_map(struct pinctrl_dev *pctldev, struct device_node *np_config, > > > > > + struct pinctrl_map **map, unsigned > > > > > +int *num_maps) { > > > > > > > > Looking into this rather quite big function why you can't use what pin control core provides? > > > > > > No, we cannot use functions pin-control core provides. > > > Please refer to dt-bindings document, "pinctrl/sunplus,sp7021-pinctrl.yaml". > > > We have more explanation there. > > > > Fine, can you reuse some library functions, etc? Please, consider refactoring to make it more readable. > > Could you please share me your idea about "refactoring"? > Or could you give me some hints? > I think many times, but have no idea about refactoring. Just split it to a few logical parts so that code can be easier to read. -- With Best Regards, Andy Shevchenko ^ permalink raw reply [flat|nested] 20+ messages in thread
* RE: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2022-01-10 18:41 ` Andy Shevchenko @ 2022-01-13 17:04 ` Wells Lu 呂芳騰 2022-01-13 18:04 ` Andy Shevchenko 0 siblings, 1 reply; 20+ messages in thread From: Wells Lu 呂芳騰 @ 2022-01-13 17:04 UTC (permalink / raw) To: Andy Shevchenko Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin > ... > > > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > > > Why bool and not tristate? > > > > Pinctrl driver is selected by many drivers in SP7021 platform. > > We never build it as a module, but build-in to kernel. > > So we use "bool". > > > > Should we set it to tristate? > > You still haven't answered "why", so I can't tell you. I am puzzled because I think I have answered "why". Because Pinctrl driver is necessary for all SP7021-based platforms. Pinctrl driver is always built into kernel, never be built as module. We use "bool" and select "y" for all platforms. No need "tristate". "bool" means you can select "Y" for built in kernel or "N" not built. "tristate" means besides "Y" and "N", you can also select "M" to build as module which can be loaded or unloaded manually. Sorry, I really don't know what more I can answer. Could you please give me some hits? > ... > > > > > + /* > > > > + * Upper 16-bit word is mask. Lower 16-bit word is value. > > > > + * Refer to descriptions of function sppctl_master_get(). > > > > + */ > > > > + reg_off = (offset / 16) * 4; > > > > + bit_off = offset % 16; > > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | > > > > + BIT(bit_off); > > > > > > As I commented above use helper function which takes offset as input > > > and returns you reg and reg_off. > > > > I'll modify code as shown below: > > > > reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > > > > Sorry, I don't understand your meaning "returns you reg and reg_off". > > The helper macro will return reg but not reg_off, right? > > Something like (fix types accordingly to your needs): > > static inline u32 sppctl_get_reg_and_offset(unsigned int offset, u32 *roff) { > u32 boff = offset % 16; > *roff = (offset / 16) * 4; > > return MY_COOL_MACRO(boff); // BIT(boff + > SPPCTL_GPIO_MASK_SHIFT) | BIT(boff) > } > > reg = sppctl_get_reg_and_offset(offset, ®_off); Thanks for sharing the code. I'll add the inline function. > ... > > > > > + if (!of_find_property(pdev->dev.of_node, "gpio-controller", NULL)) > > > > + return dev_err_probe(&pdev->dev, -EINVAL, "Not a > > > > + gpio-controller!\n"); > > > > > > Why do you need this check for? > > > > By referring to other pinctrl driver, we check if property "gpio-controller" exists? > > Will core help us check this? > > Is this redundant? > > You should answer this question, not me. I'll remove the statements. Only need to check if "gpio-controller" exists or not for child nodes. > ... > > > Should I also remove the assignment: > > > > gchip->base = 0; > > Actually this is a good catch. Why do you use 0 as a base? In the new code we are supposed > to have -1 to be assigned. I'll modify the statement to: gchip->base = -1; to "request dynamic ID allocation". And I'll remove the statement: pctl->pctl_grange.base = gchip->base; because the whole structure (*pctl) is initialized to zero already. > ... > > > > > + case pinmux_type_fpmx: /* fully-pinmux */ > > > > > > Why do you need these comments? > > > Shouldn't you rather to kernel doc your enum entries? > > > > I'll remove the comments. > > Could you please tell me where I should write and put my kernel doc? > > Is there any examples I can refer to? > > In the enum definition you do something like this (and read documentation): > > /** > * enum ... > * @pinmux_type_fpmx: fully pin muxing > * @pinmux_type_grp: group pin muxing > * ... > */ I see, thanks! I searched and found the article "Writing kernel-doc comment" in: https://www.kernel.org/doc/html/latest/doc-guide/kernel-doc.html I thought kernel-doc is a document put in folder Documentation/. Now I know they are comments prefixed with /** and embedded in sources. > ... > > > > > + if (unlikely(check_mul_overflow(sppctl->unq_grps_sz + 1, > > > > + sizeof(*sppctl->g2fp_maps), &prod))) > > > > + return -EINVAL; > > > > > > What the point to check it after? What the point to use it with > > > kcalloc()? Please, do your homework, i.e. read the code which implements that. > > > > I'll remove the "if (unlikely(check_mul_overflow()...) return -EINVAL" statement > next patch. > > > > I think I mis-understood your previous comment. > > I thought I was asked to add check_mul_overflow() function for devm_kcalloc(...). > > Sorry for strange codes. > > There were basically two iterative comments, i.e. > first one suggested adding a check, but second one suggested switching to kcalloc() > API. > > > I should study devm_kcalloc() furthermore. Now I know > > devm_kcalloc(...) does multiplication overflow check for us. That's > > why we need to replace devm_kzalloc() with devm_kcalloc(). > > > > One question left in my mind is, in this case, even we have 10,000 > > pins, we will never get overflow. It looks not so necessary. > > But it's not your issue, the kcalloc() does it for you for the good sake. > > ... > > > > > + struct device_node *np = of_node_get(pdev->dev.of_node); > > > > > > What's the role of of_node_get()? > > > > I'll remove the unused codes. > > I think it was used to check if OF node exists. > > And if it doesn't, what is the difference? > > You are the author of this code, please be prepared to explain every line in it. From kernel-doc comment, of_node_get() increments refcount of a node. I think as a platform driver, we don't need to check if the node exists or not. If not exist, platform driver will not be probed. > ... > > > > > + dev_info(&pdev->dev, "SP7021 PinCtrl by Sunplus/Tibbo > > > > + Tech."); > > > > > > Is it useful? > > > > I think yes. It tells users that Pinctrl driver has probed successfully. > > If no this message, users don't know if Pinctrl driver has probed > > successfully or not. For example, because that dts node of pinctrl is > > "disabled" or Pinctrl driver is even not enabled. > > > > Can I keep this? > > You can, but I think it's not needed. > Users may easily get this from other sources. Why do you need to have such noise in > the valuable resource, i.e. kernel message buffer? I'll remove the dev_info() next patch. > ... > > > > > + * - mux_f_mux: Select the pin to a fully-pinmux pin > > > > + * - mux_f_gpio: Select the pin to a GPIO or IOP pin > > > > + * - mux_f_keep: Don't change (keep intact) > > > > > + mux_f_mux = 0, /* select fully-pinmux */ > > > > + mux_f_gpio = 1, /* select GPIO or IOP pinmux */ > > > > + mux_f_keep = 2, /* keep no change */ > > These comments are replaced by the kernel doc above, no need to keep them. I'll remove them next patch. > ... > > > > Why is this in the header? > > > > Do you mean I need to move this "struct sppctl_gpio_chip { ... }" > > declaration to c file because it is only used by the c file? > > Yes. But "struct sppctl_gpio_chip" is not only used in c file, but also used in the same header file just beneath it. Refer to code below: struct sppctl_gpio_chip { : : }; struct sppctl_pdata { : : struct sppctl_gpio_chip *spp_gchip; : : }; > ... > > > Your previous comments: > > > > > > +static int sppctl_dt_node_to_map(struct pinctrl_dev *pctldev, struct > device_node *np_config, > > > > > > + struct pinctrl_map **map, > > > > > > +unsigned int *num_maps) { > > > > > > > > > > Looking into this rather quite big function why you can't use what pin control > core provides? > > > > > > > > No, we cannot use functions pin-control core provides. > > > > Please refer to dt-bindings document, "pinctrl/sunplus,sp7021-pinctrl.yaml". > > > > We have more explanation there. > > > > > > Fine, can you reuse some library functions, etc? Please, consider refactoring to > make it more readable. > > > > Could you please share me your idea about "refactoring"? > > Or could you give me some hints? > > I think many times, but have no idea about refactoring. > > Just split it to a few logical parts so that code can be easier to read. I see. I'll do it, thanks. > -- > With Best Regards, > Andy Shevchenko Thanks, Wells Lu ^ permalink raw reply [flat|nested] 20+ messages in thread
* Re: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2022-01-13 17:04 ` Wells Lu 呂芳騰 @ 2022-01-13 18:04 ` Andy Shevchenko 2022-01-14 2:51 ` Wells Lu 呂芳騰 0 siblings, 1 reply; 20+ messages in thread From: Andy Shevchenko @ 2022-01-13 18:04 UTC (permalink / raw) To: Wells Lu 呂芳騰 Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin On Thu, Jan 13, 2022 at 7:04 PM Wells Lu 呂芳騰 <wells.lu@sunplus.com> wrote: ... > > > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > > > > > Why bool and not tristate? > > > > > > Pinctrl driver is selected by many drivers in SP7021 platform. > > > We never build it as a module, but build-in to kernel. > > > So we use "bool". > > > > > > Should we set it to tristate? > > > > You still haven't answered "why", so I can't tell you. > > I am puzzled because I think I have answered "why". Nope. :-) > Because Pinctrl driver is necessary for all SP7021-based platforms. "Why?" Why is it necessary (to be built-in)? ... > > > > > + struct device_node *np = of_node_get(pdev->dev.of_node); > > > > > > > > What's the role of of_node_get()? > > > > > > I'll remove the unused codes. > > > I think it was used to check if OF node exists. > > > > And if it doesn't, what is the difference? > > > > You are the author of this code, please be prepared to explain every line in it. > > From kernel-doc comment, of_node_get() increments refcount of a node. > I think as a platform driver, we don't need to check if the node exists or not. > If not exist, platform driver will not be probed. Right! ... > > > > Why is this in the header? > > > > > > Do you mean I need to move this "struct sppctl_gpio_chip { ... }" > > > declaration to c file because it is only used by the c file? > > > > Yes. > > But "struct sppctl_gpio_chip" is not only used in c file, but also used in the > same header file just beneath it. Refer to code below: Thanks for the snippet. It actually shows the opposite. No, below is the user of the _pointer_ to the struct of that type. You may easily use the "opaque pointer" approach. I.o.w. my comment stays. > struct sppctl_gpio_chip { > : > : > }; > > struct sppctl_pdata { > : > : > struct sppctl_gpio_chip *spp_gchip; > : > : > }; -- With Best Regards, Andy Shevchenko ^ permalink raw reply [flat|nested] 20+ messages in thread
* RE: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2022-01-13 18:04 ` Andy Shevchenko @ 2022-01-14 2:51 ` Wells Lu 呂芳騰 2022-01-14 9:46 ` Andy Shevchenko 0 siblings, 1 reply; 20+ messages in thread From: Wells Lu 呂芳騰 @ 2022-01-14 2:51 UTC (permalink / raw) To: Andy Shevchenko Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin > > > > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > > > > > > > Why bool and not tristate? > > > > > > > > Pinctrl driver is selected by many drivers in SP7021 platform. > > > > We never build it as a module, but build-in to kernel. > > > > So we use "bool". > > > > > > > > Should we set it to tristate? > > > > > > You still haven't answered "why", so I can't tell you. > > > > I am puzzled because I think I have answered "why". > > Nope. :-) > > > Because Pinctrl driver is necessary for all SP7021-based platforms. > > "Why?" Why is it necessary (to be built-in)? Pinctrl is necessary to be built-in because drivers of boot-device, like eMMC, SD card, NAND flash, and NOR flash drivers, need it. SP7021 supports booting from eMMC, SD card, NAND flash and NOR flash devices. Their drivers need Pinctrl driver probes in advance. > ... > > > > > > > + struct device_node *np = > > > > > > + of_node_get(pdev->dev.of_node); > > > > > > > > > > What's the role of of_node_get()? > > > > > > > > I'll remove the unused codes. > > > > I think it was used to check if OF node exists. > > > > > > And if it doesn't, what is the difference? > > > > > > You are the author of this code, please be prepared to explain every line in it. > > > > From kernel-doc comment, of_node_get() increments refcount of a node. > > I think as a platform driver, we don't need to check if the node exists or not. > > If not exist, platform driver will not be probed. > > Right! > > ... > > > > > > Why is this in the header? > > > > > > > > Do you mean I need to move this "struct sppctl_gpio_chip { ... }" > > > > declaration to c file because it is only used by the c file? > > > > > > Yes. > > > > But "struct sppctl_gpio_chip" is not only used in c file, but also > > used in the same header file just beneath it. Refer to code below: > > Thanks for the snippet. It actually shows the opposite. No, below is the user of the > _pointer_ to the struct of that type. You may easily use the "opaque pointer" approach. > I.o.w. my comment stays. > > > struct sppctl_gpio_chip { > > : > > : > > }; > > > > struct sppctl_pdata { > > : > > : > > struct sppctl_gpio_chip *spp_gchip; > > : > > : > > }; I see! I'll move struct sppctl_gpio_chip {...} to c file next patch. > -- > With Best Regards, > Andy Shevchenko Thanks, Wells Lu ^ permalink raw reply [flat|nested] 20+ messages in thread
* Re: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2022-01-14 2:51 ` Wells Lu 呂芳騰 @ 2022-01-14 9:46 ` Andy Shevchenko 2022-01-14 10:56 ` Wells Lu 呂芳騰 0 siblings, 1 reply; 20+ messages in thread From: Andy Shevchenko @ 2022-01-14 9:46 UTC (permalink / raw) To: Wells Lu 呂芳騰 Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin On Fri, Jan 14, 2022 at 4:51 AM Wells Lu 呂芳騰 <wells.lu@sunplus.com> wrote: ... > > > > > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > > > > > > > > > Why bool and not tristate? > > > > > > > > > > Pinctrl driver is selected by many drivers in SP7021 platform. > > > > > We never build it as a module, but build-in to kernel. > > > > > So we use "bool". > > > > > > > > > > Should we set it to tristate? > > > > > > > > You still haven't answered "why", so I can't tell you. > > > > > > I am puzzled because I think I have answered "why". > > > > Nope. :-) > > > > > Because Pinctrl driver is necessary for all SP7021-based platforms. > > > > "Why?" Why is it necessary (to be built-in)? > > Pinctrl is necessary to be built-in because drivers of boot-device, > like eMMC, SD card, NAND flash, and NOR flash drivers, need it. > > SP7021 supports booting from eMMC, SD card, NAND flash and NOR flash > devices. Their drivers need Pinctrl driver probes in advance. On x86 platforms, for example, booting from eMMC and SD card does not require a pin control driver to be built-in. Why is this requirement for SP platforms? -- With Best Regards, Andy Shevchenko ^ permalink raw reply [flat|nested] 20+ messages in thread
* RE: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2022-01-14 9:46 ` Andy Shevchenko @ 2022-01-14 10:56 ` Wells Lu 呂芳騰 2022-01-14 11:16 ` Andy Shevchenko 0 siblings, 1 reply; 20+ messages in thread From: Wells Lu 呂芳騰 @ 2022-01-14 10:56 UTC (permalink / raw) To: Andy Shevchenko Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin > ... > > > > > > > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > > > > > > > > > > > Why bool and not tristate? > > > > > > > > > > > > Pinctrl driver is selected by many drivers in SP7021 platform. > > > > > > We never build it as a module, but build-in to kernel. > > > > > > So we use "bool". > > > > > > > > > > > > Should we set it to tristate? > > > > > > > > > > You still haven't answered "why", so I can't tell you. > > > > > > > > I am puzzled because I think I have answered "why". > > > > > > Nope. :-) > > > > > > > Because Pinctrl driver is necessary for all SP7021-based platforms. > > > > > > "Why?" Why is it necessary (to be built-in)? > > > > Pinctrl is necessary to be built-in because drivers of boot-device, > > like eMMC, SD card, NAND flash, and NOR flash drivers, need it. > > > > SP7021 supports booting from eMMC, SD card, NAND flash and NOR flash > > devices. Their drivers need Pinctrl driver probes in advance. > > On x86 platforms, for example, booting from eMMC and SD card does not require a pin > control driver to be built-in. Why is this requirement for SP platforms? > > -- > With Best Regards, > Andy Shevchenko Because all pins of boot-device multiplex with GPIO pins. SP7021 platforms support multi boot devices, including eMMC, SD card, SPI-NOR flash, SPI-NAND flash. Each boot device has control-bit(s) to enable it. For example #1, if control-bits of SPI-NOR flash is set 1, GPIO 83, 84, 86, 87 are connected to SPI-NOR flash. If control-bits of SPI-NOR flash is set 2, GPIO 76, 78, 79, 81 are connected to SPI-NOR flash. If control-bits of SPI-NOR flash is set 0, no pin is connected SPI-NOR flash. For example #2, if control-bits of eMMC device is set 1, GPIO 72, 73, 74, 75, 76, 77, 78, 79, 80, 81 are connected to eMMC device. If control-bits of eMMC device is set 0, no pin is connected eMMC device. For example #3, if control-bits of SDCard device is set 1, GPIO 65, 66, 67, 68, 69, 70 are connected to SD Card device. If control-bits of SDCard device is set 0, no pin is connected SDCard device. Note that all pins multiplex with GPIO pins. Normally, only a boot-device is enabled. All other GPIO pins are released for peripherals (controlled by fully-pinmux Or group pinmux) or IO processor Pinctrl driver is responsible for setup the pins. If Pinctrl fails to probe, boot-device also fails to probe. Best regards, Wells Lu ^ permalink raw reply [flat|nested] 20+ messages in thread
* Re: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2022-01-14 10:56 ` Wells Lu 呂芳騰 @ 2022-01-14 11:16 ` Andy Shevchenko 2022-01-14 11:36 ` Wells Lu 呂芳騰 0 siblings, 1 reply; 20+ messages in thread From: Andy Shevchenko @ 2022-01-14 11:16 UTC (permalink / raw) To: Wells Lu 呂芳騰 Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin On Fri, Jan 14, 2022 at 12:55 PM Wells Lu 呂芳騰 <wells.lu@sunplus.com> wrote: ... > > > > > > > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > > > > > > > > > > > > > Why bool and not tristate? > > > > > > > > > > > > > > Pinctrl driver is selected by many drivers in SP7021 platform. > > > > > > > We never build it as a module, but build-in to kernel. > > > > > > > So we use "bool". > > > > > > > > > > > > > > Should we set it to tristate? > > > > > > > > > > > > You still haven't answered "why", so I can't tell you. > > > > > > > > > > I am puzzled because I think I have answered "why". > > > > > > > > Nope. :-) > > > > > > > > > Because Pinctrl driver is necessary for all SP7021-based platforms. > > > > > > > > "Why?" Why is it necessary (to be built-in)? > > > > > > Pinctrl is necessary to be built-in because drivers of boot-device, > > > like eMMC, SD card, NAND flash, and NOR flash drivers, need it. > > > > > > SP7021 supports booting from eMMC, SD card, NAND flash and NOR flash > > > devices. Their drivers need Pinctrl driver probes in advance. > > > > On x86 platforms, for example, booting from eMMC and SD card does not require a pin > > control driver to be built-in. Why is this requirement for SP platforms? > Because all pins of boot-device multiplex with GPIO pins. > > SP7021 platforms support multi boot devices, including eMMC, SD card, > SPI-NOR flash, SPI-NAND flash. Each boot device has control-bit(s) > to enable it. > > For example #1, if control-bits of SPI-NOR flash is set 1, > GPIO 83, 84, 86, 87 are connected to SPI-NOR flash. > If control-bits of SPI-NOR flash is set 2, > GPIO 76, 78, 79, 81 are connected to SPI-NOR flash. > If control-bits of SPI-NOR flash is set 0, no pin is > connected SPI-NOR flash. > > For example #2, if control-bits of eMMC device is set 1, > GPIO 72, 73, 74, 75, 76, 77, 78, 79, 80, 81 are connected to > eMMC device. > If control-bits of eMMC device is set 0, no pin is connected > eMMC device. > > For example #3, if control-bits of SDCard device is set 1, > GPIO 65, 66, 67, 68, 69, 70 are connected to SD Card device. > If control-bits of SDCard device is set 0, no pin is connected > SDCard device. > > Note that all pins multiplex with GPIO pins. > > Normally, only a boot-device is enabled. All other GPIO pins > are released for peripherals (controlled by fully-pinmux > Or group pinmux) or IO processor Thanks for this detailed picture of the HW configuration. > Pinctrl driver is responsible for setup the pins. > If Pinctrl fails to probe, boot-device also fails to probe. But have you tried to compile it as a module and supply it in the initramfs? What kernel does in this case it takes address of initramfs from memory (I believe you have bootloader that capable to setup kernel, initramfs, command line, and device tree blob and pass the control to the kernel) at some point, mounts it and probes the modules that are required to get your boot device ready. -- With Best Regards, Andy Shevchenko ^ permalink raw reply [flat|nested] 20+ messages in thread
* RE: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2022-01-14 11:16 ` Andy Shevchenko @ 2022-01-14 11:36 ` Wells Lu 呂芳騰 0 siblings, 0 replies; 20+ messages in thread From: Wells Lu 呂芳騰 @ 2022-01-14 11:36 UTC (permalink / raw) To: Andy Shevchenko Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin > ... > > > > > > > > > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > > > > > > > > > > > > > > > Why bool and not tristate? > > > > > > > > > > > > > > > > Pinctrl driver is selected by many drivers in SP7021 platform. > > > > > > > > We never build it as a module, but build-in to kernel. > > > > > > > > So we use "bool". > > > > > > > > > > > > > > > > Should we set it to tristate? > > > > > > > > > > > > > > You still haven't answered "why", so I can't tell you. > > > > > > > > > > > > I am puzzled because I think I have answered "why". > > > > > > > > > > Nope. :-) > > > > > > > > > > > Because Pinctrl driver is necessary for all SP7021-based platforms. > > > > > > > > > > "Why?" Why is it necessary (to be built-in)? > > > > > > > > Pinctrl is necessary to be built-in because drivers of > > > > boot-device, like eMMC, SD card, NAND flash, and NOR flash drivers, need it. > > > > > > > > SP7021 supports booting from eMMC, SD card, NAND flash and NOR > > > > flash devices. Their drivers need Pinctrl driver probes in advance. > > > > > > On x86 platforms, for example, booting from eMMC and SD card does > > > not require a pin control driver to be built-in. Why is this requirement for SP > platforms? > > > Because all pins of boot-device multiplex with GPIO pins. > > > > SP7021 platforms support multi boot devices, including eMMC, SD card, > > SPI-NOR flash, SPI-NAND flash. Each boot device has control-bit(s) to > > enable it. > > > > For example #1, if control-bits of SPI-NOR flash is set 1, GPIO 83, > > 84, 86, 87 are connected to SPI-NOR flash. > > If control-bits of SPI-NOR flash is set 2, GPIO 76, 78, 79, 81 are > > connected to SPI-NOR flash. > > If control-bits of SPI-NOR flash is set 0, no pin is connected SPI-NOR > > flash. > > > > For example #2, if control-bits of eMMC device is set 1, GPIO 72, 73, > > 74, 75, 76, 77, 78, 79, 80, 81 are connected to eMMC device. > > If control-bits of eMMC device is set 0, no pin is connected eMMC > > device. > > > > For example #3, if control-bits of SDCard device is set 1, GPIO 65, > > 66, 67, 68, 69, 70 are connected to SD Card device. > > If control-bits of SDCard device is set 0, no pin is connected SDCard > > device. > > > > Note that all pins multiplex with GPIO pins. > > > > Normally, only a boot-device is enabled. All other GPIO pins are > > released for peripherals (controlled by fully-pinmux Or group pinmux) > > or IO processor > > Thanks for this detailed picture of the HW configuration. > > > Pinctrl driver is responsible for setup the pins. > > If Pinctrl fails to probe, boot-device also fails to probe. > > But have you tried to compile it as a module and supply it in the initramfs? > > What kernel does in this case it takes address of initramfs from memory (I believe > you have bootloader that capable to setup kernel, initramfs, command line, and device > tree blob and pass the control to the kernel) at some point, mounts it and probes the > modules that are required to get your boot device ready. > > -- > With Best Regards, > Andy Shevchenko Yes, I'll modify Kconfig and Makefile to support "compile as module". Actually, SP7021 platforms also support booting from tftp and nfs server. In these two cases, no boot device is enabled in Linux kernel (but boot device is enabled in U-Boot). Pinctrl driver can be a module. Thanks, Wells Lu ^ permalink raw reply [flat|nested] 20+ messages in thread
* RE: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2021-12-25 15:32 ` Andy Shevchenko 2021-12-28 15:38 ` Wells Lu 呂芳騰 @ 2022-01-10 18:17 ` Wells Lu 呂芳騰 2022-01-10 18:42 ` Andy Shevchenko 1 sibling, 1 reply; 20+ messages in thread From: Wells Lu 呂芳騰 @ 2022-01-10 18:17 UTC (permalink / raw) To: Andy Shevchenko, Wells Lu Cc: Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin Hi Andy, Could you please answer my questions in previous mail? I need your answers to proceed submission. Sorry, I am not sure if my previous mail is lost or you are busy. Best regards, Wells Lu Smart Computing Program Home Entertainment Business Unit Sunplus Technology Co., Ltd. 19, Innovation 1st Road, Science-based Industrial Park Hsin-Chu, Taiwan 300 TEL：886-3-5786005 ext. 2580 > > Hi Andy, > > Thanks a lot for your review. > > > Please see my answers below: > > > > > > > > Add driver for Sunplus SP7021 SoC. > > > > Thanks for an update, my comments below. > > > > ... > > > > > +config PINCTRL_SPPCTL > > > + bool "Sunplus SP7021 PinMux and GPIO driver" > > > > Why bool and not tristate? > > Pinctrl driver is selected by many drivers in SP7021 platform. > We never build it as a module, but build-in to kernel. > So we use "bool". > > Should we set it to tristate? > > > > > > > + depends on SOC_SP7021 > > > + depends on OF && HAS_IOMEM > > > > ... > > > > > +#include <linux/of.h> > > > +#include <linux/of_device.h> > > > > > +#include <linux/pinctrl/pinconf.h> > > > +#include <linux/pinctrl/pinconf-generic.h> #include > > > +<linux/pinctrl/pinmux.h> > > > > Can you move this group... > > > > > +#include <linux/platform_device.h> > > > +#include <linux/seq_file.h> > > > +#include <linux/slab.h> > > > > ...to be somewhere here? > > Yes, I'll move it next patch. > > > > > +#include <dt-bindings/pinctrl/sppctl-sp7021.h> > > > > ... > > > > > +/* inline functions */ > > > > Useless. > > I'll remove all this kind of comments next patch. > > > > ... > > > > > + mask = GENMASK(bit_sz - 1, 0) << (bit_off + SPPCTL_GROUP_PINMUX_MASK_SHIFT); > > > + reg = mask | (val << bit_off); > > > > Now you may do one step forward: > > > > mask = GENMASK(bit_sz - 1, 0) << SPPCTL_GROUP_PINMUX_MASK_SHIFT; > > reg = (val | mask) << bit_off; > > I'll revise these statements as code you've shared. > > > > ... > > > > > +static void sppctl_first_master_set(struct gpio_chip *chip, unsigned int offset, > > > + enum mux_first_reg first, enum > > > +mux_master_reg master) { > > > + struct sppctl_gpio_chip *spp_gchip = gpiochip_get_data(chip); > > > + u32 reg_off, bit_off, reg; > > > + int val; > > > + > > > + /* FIRST register */ > > > + if (first != mux_f_keep) { > > > + /* > > > + * Refer to descriptions of function sppctl_first_get() > > > + * for usage of FIRST registers. > > > + */ > > > + reg_off = (offset / 32) * 4; > > > + bit_off = offset % 32; > > > + > > > + reg = sppctl_first_readl(spp_gchip, reg_off); > > > + val = (reg & BIT(bit_off)) ? 1 : 0; > > > > > + if (first != val) { > > > > first is enum, val is int, are you sure it's good to compare like this? > > No, it is always not good to compare different type of things. > I'll modify code as shown below: > > enum mux_first_reg val; > : > : > val = (reg & BIT(bit_off)) ? mux_f_gpio : mux_f_mux; > > > > > + if (first == mux_f_gpio) > > > + reg |= BIT(bit_off); > > > + else > > > + reg &= ~BIT(bit_off); > > > > > > Since you operate against enums it's better to use switch-case. > > I'll modify code as shown below: > > if (first != val) > switch (first) { > case mux_f_gpio: > reg |= BIT(bit_off); > sppctl_first_writel(spp_gchip, reg, reg_off); > break; > > case mux_f_mux: > reg &= ~BIT(bit_off); > sppctl_first_writel(spp_gchip, reg, reg_off); > break; > > case mux_f_keep: > break; > } > > > > > + sppctl_first_writel(spp_gchip, reg, reg_off); > > > + } > > > + } > > > + > > > + /* MASTER register */ > > > + if (master != mux_m_keep) { > > > + /* > > > + * Refer to descriptions of function sppctl_master_get() > > > + * for usage of MASTER registers. > > > + */ > > > + reg_off = (offset / 16) * 4; > > > + bit_off = offset % 16; > > > + > > > + reg = BIT(bit_off) << SPPCTL_MASTER_MASK_SHIFT; > > > + if (master == mux_m_gpio) > > > + reg |= BIT(bit_off); > > > + sppctl_gpio_master_writel(spp_gchip, reg, reg_off); > > > + } > > > +} > > > > ... > > > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); > > > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); > > > > Perhaps a macro with definitive name? > > I'll define two new macros: > > #define SPPCTL_MOON_REG_MASK_SHIFT 16 > #define SPPCTL_SET_MOON_REG_BIT(bit) (BIT(bit + SPPCTL_MOON_REG_MASK_SHIFT) | > BIT(bit)) > #define SPPCTL_CLR_MOON_REG_BIT(bit) BIT(bit + SPPCTL_MOON_REG_MASK_SHIFT) > > And modify code as shown below: > > > reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > > > > ... > > > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > > > + if (val) > > > + reg |= BIT(bit_off); > > > > You can use it even here: > > > > if (val) > > reg = MY_MACRO(bit_off) > > else > > reg = BIT(...) // perhaps another macro > > I'll modify code as shown below: > > if (val) > reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > else > reg = SPPCTL_CLR_MOON_REG_BIT(bit_off); > > > > ... > > > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > > > > Ditto. > > I'll modify code as shown below: > > reg = SPPCTL_CLR_MOON_REG_BIT(bit_off); > > > > ... > > > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | BIT(bit_off); > > > > Ditto. > > I'll modify code as shown shown below: > > reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > > > ... > > > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > > > + if (val) > > > + reg |= BIT(bit_off); > > > > Ditto. > > I'll modify code as shown below: > > if (val) > reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > else > reg = SPPCTL_CLR_MOON_REG_BIT(bit_off); > > > > ... > > > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT); > > > + if (val) > > > + reg |= BIT(bit_off); > > > > Ditto. > > I'll modify code as shown in above case. > > > > And looking into repetition, you may even have a helper which does > > this conditional > > > > static inline u32 sppctl_...() > > { > > ... > > return reg; > > } > > I'll add an inline function as shown below: > > static inline u32 sppctl_prep_moon_reg(u32 bit_off, int val) { > if (val) > return SPPCTL_SET_MOON_REG_BIT(bit_off); > else > return SPPCTL_CLR_MOON_REG_BIT(bit_off); } > > And replace all "if (val) ... " with the inline function. > > > > ... > > > > > + int ret = 0; > > > > Redundant variable, return directly. > > I'll remove the redundant variable. > > > > > + switch (param) { > > > + case PIN_CONFIG_DRIVE_OPEN_DRAIN: > > > + /* > > > + * Upper 16-bit word is mask. Lower 16-bit word is value. > > > + * Refer to descriptions of function sppctl_master_get(). > > > + */ > > > + reg_off = (offset / 16) * 4; > > > + bit_off = offset % 16; > > > + reg = BIT(bit_off + SPPCTL_GPIO_MASK_SHIFT) | > > > + BIT(bit_off); > > > > As I commented above use helper function which takes offset as input > > and returns you reg and reg_off. > > I'll modify code as shown below: > > reg = SPPCTL_SET_MOON_REG_BIT(bit_off); > > Sorry, I don't understand your meaning "returns you reg and reg_off". > The helper macro will return reg but not reg_off, right? > > > > > + sppctl_gpio_od_writel(spp_gchip, reg, reg_off); > > > + break; > > > + > > > + case PIN_CONFIG_INPUT_ENABLE: > > > + break; > > > + > > > + case PIN_CONFIG_OUTPUT: > > > + ret = sppctl_gpio_direction_output(chip, offset, 0); > > > + break; > > > + > > > + case PIN_CONFIG_PERSIST_STATE: > > > + ret = -ENOTSUPP; > > > + break; > > > + > > > + default: > > > + ret = -EINVAL; > > > + break; > > > + } > > > + > > > + return ret; > > > +} > > > > ... > > > > > + if (!of_find_property(pdev->dev.of_node, "gpio-controller", NULL)) > > > + return dev_err_probe(&pdev->dev, -EINVAL, "Not a > > > + gpio-controller!\n"); > > > > Why do you need this check for? > > By referring to other pinctrl driver, we check if property "gpio-controller" exists? > Will core help us check this? > Is this redundant? > > > > ... > > > > > + gchip->can_sleep = 0; > > > > Besides that it's already cleared, the type here is boolean. > > I'll remove the unnecessary assignment as the whole structure is initialized to 0. > Should I also remove the assignment: > > gchip->base = 0; > > > > ... > > > > > +/* pinconf operations */ > > > > Any value of this comment? > > I'll remove it. > > > > > +static int sppctl_pin_config_get(struct pinctrl_dev *pctldev, unsigned int pin, > > > + unsigned long *config) { > > > + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); > > > + unsigned int param = pinconf_to_config_param(*config); > > > > > + unsigned int arg = 0; > > > > Move assignment to where it actually makes sense. > > I'll move it as shown below: > > case PIN_CONFIG_DRIVE_OPEN_DRAIN: > if (!sppctl_gpio_output_od_get(&pctl->spp_gchip->chip, pin)) > return -EINVAL; > arg = 0; > break; > > > > > + switch (param) { > > > + case PIN_CONFIG_DRIVE_OPEN_DRAIN: > > > + if (!sppctl_gpio_output_od_get(&pctl->spp_gchip->chip, pin)) > > > + return -EINVAL; > > > + break; > > > + > > > + case PIN_CONFIG_OUTPUT: > > > + if (!sppctl_first_get(&pctl->spp_gchip->chip, pin)) > > > + return -EINVAL; > > > + if (!sppctl_master_get(&pctl->spp_gchip->chip, pin)) > > > + return -EINVAL; > > > + if (sppctl_gpio_get_direction(&pctl->spp_gchip->chip, pin)) > > > + return -EINVAL; > > > + arg = sppctl_gpio_get(&pctl->spp_gchip->chip, pin); > > > + break; > > > + > > > + default: > > > + return -EOPNOTSUPP; > > > + } > > > + *config = pinconf_to_config_packed(param, arg); > > > + > > > + return 0; > > > +} > > > > ... > > > > > + switch (f->type) { > > > + case pinmux_type_fpmx: /* fully-pinmux */ > > > > Why do you need these comments? > > Shouldn't you rather to kernel doc your enum entries? > > I'll remove the comments. > Could you please tell me where I should write and put my kernel doc? > Is there any examples I can refer to? > > > > > + *num_groups = sppctl_pmux_list_sz; > > > + *groups = sppctl_pmux_list_s; > > > + break; > > > + > > > + case pinmux_type_grp: /* group-pinmux */ > > > + if (!f->grps) > > > + break; > > > + > > > + *num_groups = f->gnum; > > > + for (i = 0; i < pctl->unq_grps_sz; i++) > > > + if (pctl->g2fp_maps[i].f_idx == selector) > > > + break; > > > + *groups = &pctl->unq_grps[i]; > > > + break; > > > > > + } > > > > > +/** sppctl_fully_pinmux_conv - Convert GPIO# to fully-pinmux > > > +control-field setting > > > + * > > > + * Each fully-pinmux function can be mapped to any of GPIO 8 ~ 71 > > > +by > > > + * settings its control-field. Refer to following table: > > > + * > > > + * control-field | GPIO > > > + * --------------+-------- > > > + * 0 | No map > > > + * 1 | 8 > > > + * 2 | 9 > > > + * 3 | 10 > > > + * : | : > > > + * 65 | 71 > > > + */ > > > +static inline int sppctl_fully_pinmux_conv(unsigned int offset) { > > > + return (offset < 8) ? 0 : offset - 7; } > > > > ... > > > > > +static const struct pinmux_ops sppctl_pinmux_ops = { > > > + .get_functions_count = sppctl_get_functions_count, > > > + .get_function_name = sppctl_get_function_name, > > > + .get_function_groups = sppctl_get_function_groups, > > > + .set_mux = sppctl_set_mux, > > > + .gpio_request_enable = sppctl_gpio_request_enable, > > > > > + .strict = true > > > > + Comma. > > I'll add a comma right after 'true'. > > > > > +}; > > > > ... > > > > > +static int sppctl_dt_node_to_map(struct pinctrl_dev *pctldev, > > > +struct device_node > > *np_config, > > > + struct pinctrl_map **map, unsigned > > > +int *num_maps) { > > > + struct sppctl_pdata *pctl = pinctrl_dev_get_drvdata(pctldev); > > > + int nmG = of_property_count_strings(np_config, "groups"); > > > + const struct sppctl_func *f = NULL; > > > + u8 pin_num, pin_type, pin_func; > > > + struct device_node *parent; > > > + unsigned long *configs; > > > + struct property *prop; > > > + const char *s_f, *s_g; > > > + > > > + const __be32 *list; > > > + u32 dt_pin, dt_fun; > > > + int i, size = 0; > > > + > > > + list = of_get_property(np_config, "sunplus,pins", &size); > > > + > > > + if (nmG <= 0) > > > + nmG = 0; > > > + > > > + parent = of_get_parent(np_config); > > > + *num_maps = size / sizeof(*list); > > > + > > > + /* > > > + * Process property: > > > + * sunplus,pins = < u32 u32 u32 ... >; > > > + * > > > + * Each 32-bit integer defines a individual pin in which: > > > + * > > > + * Bit 32~24: defines GPIO pin number. Its range is 0 ~ 98. > > > + * Bit 23~16: defines types: (1) fully-pinmux pins > > > + * (2) IO processor pins > > > + * (3) digital GPIO pins > > > + * Bit 15~8: defines pins of peripherals (which are defined in > > > + * 'include/dt-binging/pinctrl/sppctl.h'). > > > + * Bit 7~0: defines types or initial-state of digital GPIO pins. > > > + */ > > > + for (i = 0; i < (*num_maps); i++) { > > > + dt_pin = be32_to_cpu(list[i]); > > > + pin_num = FIELD_GET(GENMASK(31, 24), dt_pin); > > > + > > > + /* Check if out of range? */ > > > + if (pin_num >= sppctl_pins_all_sz) { > > > + dev_err(pctldev->dev, "Invalid pin property > > > + at index %d > > (0x%08x)\n", > > > + i, dt_pin); > > > + return -EINVAL; > > > + } > > > + } > > > + > > > + *map = kcalloc(*num_maps + nmG, sizeof(**map), GFP_KERNEL); > > > + for (i = 0; i < (*num_maps); i++) { > > > + dt_pin = be32_to_cpu(list[i]); > > > + pin_num = FIELD_GET(GENMASK(31, 24), dt_pin); > > > + pin_type = FIELD_GET(GENMASK(23, 16), dt_pin); > > > + pin_func = FIELD_GET(GENMASK(15, 8), dt_pin); > > > + (*map)[i].name = parent->name; > > > + > > > + if (pin_type == SPPCTL_PCTL_G_GPIO) { > > > + /* A digital GPIO pin */ > > > + (*map)[i].type = PIN_MAP_TYPE_CONFIGS_PIN; > > > + (*map)[i].data.configs.num_configs = 1; > > > + (*map)[i].data.configs.group_or_pin = > > > + pin_get_name(pctldev, > > pin_num); > > > + configs = kmalloc(sizeof(*configs), GFP_KERNEL); > > > + *configs = FIELD_GET(GENMASK(7, 0), dt_pin); > > > + (*map)[i].data.configs.configs = configs; > > > + > > > + dev_dbg(pctldev->dev, "%s: GPIO (%s)\n", > > > + (*map)[i].data.configs.group_or_pin, > > > + (*configs & (SPPCTL_PCTL_L_OUT | SPPCTL_PCTL_L_OU1)) ? > > > + "OUT" : "IN"); > > > + } else if (pin_type == SPPCTL_PCTL_G_IOPP) { > > > + /* A IO Processor (IOP) pin */ > > > + (*map)[i].type = PIN_MAP_TYPE_CONFIGS_PIN; > > > + (*map)[i].data.configs.num_configs = 1; > > > + (*map)[i].data.configs.group_or_pin = > > > + pin_get_name(pctldev, > > pin_num); > > > + configs = kmalloc(sizeof(*configs), GFP_KERNEL); > > > + *configs = SPPCTL_IOP_CONFIGS; > > > + (*map)[i].data.configs.configs = configs; > > > + > > > + dev_dbg(pctldev->dev, "%s: IOP\n", > > > + (*map)[i].data.configs.group_or_pin); > > > + } else { > > > + /* A fully-pinmux pin */ > > > + (*map)[i].type = PIN_MAP_TYPE_MUX_GROUP; > > > + (*map)[i].data.mux.function = > sppctl_list_funcs[pin_func].name; > > > + (*map)[i].data.mux.group = > > > + pin_get_name(pctldev, pin_num); > > > + > > > + dev_dbg(pctldev->dev, "%s: %s\n", (*map)[i].data.mux.group, > > > + (*map)[i].data.mux.function); > > > + } > > > + } > > > + > > > + /* > > > + * Process properties: > > > + * function = "xxx"; > > > + * groups = "yyy"; > > > + */ > > > + if (nmG > 0 && of_property_read_string(np_config, "function", &s_f) == 0) > { > > > + of_property_for_each_string(np_config, "groups", prop, s_g) { > > > + (*map)[*num_maps].type = PIN_MAP_TYPE_MUX_GROUP; > > > + (*map)[*num_maps].data.mux.function = s_f; > > > + (*map)[*num_maps].data.mux.group = s_g; > > > + (*num_maps)++; > > > + > > > + dev_dbg(pctldev->dev, "%s: %s\n", s_f, s_g); > > > + } > > > + } > > > + > > > + /* > > > + * Process property: > > > + * sunplus,zero_func = < u32 u32 u32 ...> > > > + */ > > > + list = of_get_property(np_config, "sunplus,zero_func", &size); > > > + if (list) { > > > + for (i = 0; i < (size / sizeof(*list)); i++) { > > > + dt_fun = be32_to_cpu(list[i]); > > > + if (dt_fun >= sppctl_list_funcs_sz) { > > > + dev_err(pctldev->dev, "Zero-func %d out of range!\n", > > > + dt_fun); > > > + continue; > > > + } > > > + > > > + f = &sppctl_list_funcs[dt_fun]; > > > + switch (f->type) { > > > + case pinmux_type_fpmx: > > > + sppctl_func_set(pctl, dt_fun, 0); > > > + dev_dbg(pctldev->dev, "%s: No map\n", f->name); > > > + break; > > > + > > > + case pinmux_type_grp: > > > + sppctl_gmx_set(pctl, f->roff, f->boff, f->blen, 0); > > > + dev_dbg(pctldev->dev, "%s: No map\n", f->name); > > > + break; > > > + > > > + default: > > > + dev_err(pctldev->dev, "Wrong zero-group: %d (%s)\n", > > > + dt_fun, f->name); > > > + break; > > > + } > > > + } > > > + } > > > + > > > + of_node_put(parent); > > > + dev_dbg(pctldev->dev, "%d pins mapped\n", *num_maps); > > > + return 0; > > > +} > > > > ... > > > > > + sppctl->g2fp_maps = devm_kcalloc(&pdev->dev, sppctl->unq_grps_sz + 1, > > > + sizeof(*sppctl->g2fp_maps), GFP_KERNEL); > > > + if (!sppctl->g2fp_maps) > > > + return -ENOMEM; > > > > > + /* > > > + * Check only product of n and size of the second devm_kcalloc() > > > + * because its size is the largest of the two. > > > + */ > > > + if (unlikely(check_mul_overflow(sppctl->unq_grps_sz + 1, > > > + sizeof(*sppctl->g2fp_maps), &prod))) > > > + return -EINVAL; > > > > What the point to check it after? What the point to use it with > > kcalloc()? Please, do your homework, i.e. read the code which implements that. > > I'll remove the "if (unlikely(check_mul_overflow()...) return -EINVAL" statement next > patch. > > I think I mis-understood your previous comment. > I thought I was asked to add check_mul_overflow() function for devm_kcalloc(...). > Sorry for strange codes. > > I should study devm_kcalloc() furthermore. Now I know devm_kcalloc(...) does > multiplication overflow check for us. That's why we need to devm_kzalloc() with > devm_kcalloc(). > > One question left in my mind is, in this case, even we have 10,000 pins, we will never > get overflow. It looks not so necessary. > > > > ... > > > > > + struct device_node *np = of_node_get(pdev->dev.of_node); > > > > What's the role of of_node_get()? > > I'll remove the unused codes. > I think it was used to check if OF node exists. > > > > ... > > > > > + /* Initialize pctl_desc */ > > > > Useless. Drop all useless comments like this from the code. > > I'll remove all this kind of comments. > > > > ... > > > > > + dev_info(&pdev->dev, "SP7021 PinCtrl by Sunplus/Tibbo Tech."); > > > > Is it useful? > > I think yes. It tells users that Pinctrl driver has probed successfully. > If no this message, users don't know if Pinctrl driver has probed > successfully or not. For example, because that dts node of pinctrl is > "disabled" or Pinctrl driver is even not enabled. > > Can I keep this? > > > > ... > > > > > +#ifndef __SPPCTL_H__ > > > +#define __SPPCTL_H__ > > > + > > > +#include <linux/bits.h> > > > +#include <linux/gpio/driver.h> > > > > > +#include <linux/kernel.h> > > > +#include <linux/pinctrl/pinctrl.h> > > > +#include <linux/spinlock.h> > > > > types.h is missed. > > I'll add the header file next patch. > > > > ... > > > > > +/** enum mux_first_reg - define modes of FIRST register accesses > > > > Fix the multi-line comment style. You mentioned you fixed, but seems not (not in > all places). > > I'll fix it. > > Sorry for my mistake. > I modified multi-line comments for all. > Later, I added more comments. But I > forgot to switch back from network mode. > > > > > + * - mux_f_mux: Select the pin to a fully-pinmux pin > > > + * - mux_f_gpio: Select the pin to a GPIO or IOP pin > > > + * - mux_f_keep: Don't change (keep intact) > > > + */ > > > +enum mux_first_reg { > > > + mux_f_mux = 0, /* select fully-pinmux */ > > > + mux_f_gpio = 1, /* select GPIO or IOP pinmux */ > > > + mux_f_keep = 2, /* keep no change */ > > > +}; > > > > > > > +struct sppctl_gpio_chip { > > > + void __iomem *gpioxt_base; /* MASTER, OE, OUT, IN, I_INV, O_INV, OD */ > > > + void __iomem *first_base; /* GPIO_FIRST */ > > > + > > > + struct gpio_chip chip; > > > + spinlock_t lock; /* lock for accessing OE register */ > > > +}; > > > > Why is this in the header? > > Do you mean I need to move this "struct sppctl_gpio_chip { ... }" declaration > to c file because it is only used by the c file? > > > > ... > > > > > +/* SP7021 Pin Controller Driver. > > > + * Copyright (C) Sunplus Tech / Tibbo Tech. > > > + */ > > > > Multi-line comments. > > I'll fix it. > Sorry for mistake. I overlooked the file header. > > > > I stopped here, please read my comments for previous versions and here and try your > best. > > I read all your comments many times. > I'll do my best to address all comments. > Sorry for mis-understand some comments. > > > Your previous comments: > > > > > +static int sppctl_dt_node_to_map(struct pinctrl_dev *pctldev, struct > device_node *np_config, > > > > > + struct pinctrl_map **map, unsigned > > > > > +int *num_maps) { > > > > > > > > Looking into this rather quite big function why you can't use what pin control > core provides? > > > > > > No, we cannot use functions pin-control core provides. > > > Please refer to dt-bindings document, "pinctrl/sunplus,sp7021-pinctrl.yaml". > > > We have more explanation there. > > > > Fine, can you reuse some library functions, etc? Please, consider refactoring to > make it more readable. > > Could you please share me your idea about "refactoring"? > Or could you give me some hints? > I think many times, but have no idea about refactoring. > > > > -- > > With Best Regards, > > Andy Shevchenko ^ permalink raw reply [flat|nested] 20+ messages in thread
* Re: [PATCH v5 2/2] pinctrl: Add driver for Sunplus SP7021 2022-01-10 18:17 ` Wells Lu 呂芳騰 @ 2022-01-10 18:42 ` Andy Shevchenko 0 siblings, 0 replies; 20+ messages in thread From: Andy Shevchenko @ 2022-01-10 18:42 UTC (permalink / raw) To: Wells Lu 呂芳騰 Cc: Wells Lu, Linus Walleij, open list:GPIO SUBSYSTEM, Linux Kernel Mailing List, Rob Herring, devicetree, linux-arm Mailing List, dvorkin On Mon, Jan 10, 2022 at 8:16 PM Wells Lu 呂芳騰 <wells.lu@sunplus.com> wrote: > > Hi Andy, > > Could you please answer my questions in previous mail? > I need your answers to proceed submission. > > Sorry, I am not sure if my previous mail is lost or you are busy. Please, do not top-post! Also remove unrelated context, make your message small enough and neat. I have answered your questions. -- With Best Regards, Andy Shevchenko ^ permalink raw reply [flat|nested] 20+ messages in thread
end of thread, other threads:[~2022-01-14 11:36 UTC | newest] Thread overview: 20+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2021-12-24 7:42 [PATCH v5 0/2] This is a patch series for pinctrl driver of Sunplus SP7021 SoC Wells Lu 2021-12-24 7:42 ` [PATCH v5 1/2] dt-bindings: pinctrl: Add dt-bindings for Sunplus SP7021 Wells Lu 2021-12-25 14:48 ` Rob Herring 2021-12-26 12:44 ` Wells Lu 呂芳騰 2021-12-27 16:02 ` Rob Herring 2021-12-27 16:10 ` Rob Herring 2021-12-27 17:36 ` Wells Lu 呂芳騰 2021-12-24 7:42 ` [PATCH v5 2/2] pinctrl: Add driver " Wells Lu 2021-12-25 15:32 ` Andy Shevchenko 2021-12-28 15:38 ` Wells Lu 呂芳騰 2022-01-10 18:41 ` Andy Shevchenko 2022-01-13 17:04 ` Wells Lu 呂芳騰 2022-01-13 18:04 ` Andy Shevchenko 2022-01-14 2:51 ` Wells Lu 呂芳騰 2022-01-14 9:46 ` Andy Shevchenko 2022-01-14 10:56 ` Wells Lu 呂芳騰 2022-01-14 11:16 ` Andy Shevchenko 2022-01-14 11:36 ` Wells Lu 呂芳騰 2022-01-10 18:17 ` Wells Lu 呂芳騰 2022-01-10 18:42 ` Andy Shevchenko
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).