linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive
@ 2014-06-09 18:05 Florian Fainelli
  2014-06-12 19:13 ` Florian Fainelli
  2014-06-21  2:09 ` Jason Cooper
  0 siblings, 2 replies; 6+ messages in thread
From: Florian Fainelli @ 2014-06-09 18:05 UTC (permalink / raw)
  To: linux-kernel; +Cc: linux-arm-kernel, jason, tglx, Florian Fainelli

The driver was configuring the interrupt handler for the Level-2
interrupts to be "level" triggered while they are in fact "edge"
triggered. Fix this by using the correct handler.

Reported-by: Brian Norris <computersforpeace@gmail.com>
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
---
 drivers/irqchip/irq-brcmstb-l2.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/irqchip/irq-brcmstb-l2.c b/drivers/irqchip/irq-brcmstb-l2.c
index 8ee2a36d5840..c15c840987d2 100644
--- a/drivers/irqchip/irq-brcmstb-l2.c
+++ b/drivers/irqchip/irq-brcmstb-l2.c
@@ -150,7 +150,7 @@ int __init brcmstb_l2_intc_of_init(struct device_node *np,
 
 	/* Allocate a single Generic IRQ chip for this node */
 	ret = irq_alloc_domain_generic_chips(data->domain, 32, 1,
-				np->full_name, handle_level_irq, clr, 0, 0);
+				np->full_name, handle_edge_irq, clr, 0, 0);
 	if (ret) {
 		pr_err("failed to allocate generic irq chip\n");
 		goto out_free_domain;
-- 
1.9.1


^ permalink raw reply related	[flat|nested] 6+ messages in thread

* Re: [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive
  2014-06-09 18:05 [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive Florian Fainelli
@ 2014-06-12 19:13 ` Florian Fainelli
  2014-06-20 18:26   ` Florian Fainelli
  2014-06-21  2:09 ` Jason Cooper
  1 sibling, 1 reply; 6+ messages in thread
From: Florian Fainelli @ 2014-06-12 19:13 UTC (permalink / raw)
  To: linux-kernel
  Cc: linux-arm-kernel, Jason Cooper, Thomas Gleixner, Florian Fainelli

2014-06-09 11:05 GMT-07:00 Florian Fainelli <f.fainelli@gmail.com>:
> The driver was configuring the interrupt handler for the Level-2
> interrupts to be "level" triggered while they are in fact "edge"
> triggered. Fix this by using the correct handler.
>
> Reported-by: Brian Norris <computersforpeace@gmail.com>
> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>

Jason, Thomas, this driver just got merged into 3.16-rc0, can you
carry this fix such that it gets into a future 3.16-rc? Thanks!

> ---
>  drivers/irqchip/irq-brcmstb-l2.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/irqchip/irq-brcmstb-l2.c b/drivers/irqchip/irq-brcmstb-l2.c
> index 8ee2a36d5840..c15c840987d2 100644
> --- a/drivers/irqchip/irq-brcmstb-l2.c
> +++ b/drivers/irqchip/irq-brcmstb-l2.c
> @@ -150,7 +150,7 @@ int __init brcmstb_l2_intc_of_init(struct device_node *np,
>
>         /* Allocate a single Generic IRQ chip for this node */
>         ret = irq_alloc_domain_generic_chips(data->domain, 32, 1,
> -                               np->full_name, handle_level_irq, clr, 0, 0);
> +                               np->full_name, handle_edge_irq, clr, 0, 0);
>         if (ret) {
>                 pr_err("failed to allocate generic irq chip\n");
>                 goto out_free_domain;
> --
> 1.9.1
>



-- 
Florian

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive
  2014-06-12 19:13 ` Florian Fainelli
@ 2014-06-20 18:26   ` Florian Fainelli
  2014-06-20 18:48     ` Jason Cooper
  2014-06-20 22:09     ` Thomas Gleixner
  0 siblings, 2 replies; 6+ messages in thread
From: Florian Fainelli @ 2014-06-20 18:26 UTC (permalink / raw)
  To: linux-kernel, Andrew Morton
  Cc: linux-arm-kernel, Jason Cooper, Thomas Gleixner, Florian Fainelli

2014-06-12 12:13 GMT-07:00 Florian Fainelli <f.fainelli@gmail.com>:
> 2014-06-09 11:05 GMT-07:00 Florian Fainelli <f.fainelli@gmail.com>:
>> The driver was configuring the interrupt handler for the Level-2
>> interrupts to be "level" triggered while they are in fact "edge"
>> triggered. Fix this by using the correct handler.
>>
>> Reported-by: Brian Norris <computersforpeace@gmail.com>
>> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
>
> Jason, Thomas, this driver just got merged into 3.16-rc0, can you
> carry this fix such that it gets into a future 3.16-rc? Thanks!

Ping! I want to make sure this gets into a next 3.16-rc pull request.
Andrew, can you take that one if neither Thomas nor Andrew respond in
a timely manner?

Thanks!

>
>> ---
>>  drivers/irqchip/irq-brcmstb-l2.c | 2 +-
>>  1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/drivers/irqchip/irq-brcmstb-l2.c b/drivers/irqchip/irq-brcmstb-l2.c
>> index 8ee2a36d5840..c15c840987d2 100644
>> --- a/drivers/irqchip/irq-brcmstb-l2.c
>> +++ b/drivers/irqchip/irq-brcmstb-l2.c
>> @@ -150,7 +150,7 @@ int __init brcmstb_l2_intc_of_init(struct device_node *np,
>>
>>         /* Allocate a single Generic IRQ chip for this node */
>>         ret = irq_alloc_domain_generic_chips(data->domain, 32, 1,
>> -                               np->full_name, handle_level_irq, clr, 0, 0);
>> +                               np->full_name, handle_edge_irq, clr, 0, 0);
>>         if (ret) {
>>                 pr_err("failed to allocate generic irq chip\n");
>>                 goto out_free_domain;
>> --
>> 1.9.1
>>
>
>
>
> --
> Florian



-- 
Florian

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive
  2014-06-20 18:26   ` Florian Fainelli
@ 2014-06-20 18:48     ` Jason Cooper
  2014-06-20 22:09     ` Thomas Gleixner
  1 sibling, 0 replies; 6+ messages in thread
From: Jason Cooper @ 2014-06-20 18:48 UTC (permalink / raw)
  To: Florian Fainelli
  Cc: linux-kernel, Andrew Morton, linux-arm-kernel, Thomas Gleixner

On Fri, Jun 20, 2014 at 11:26:33AM -0700, Florian Fainelli wrote:
> 2014-06-12 12:13 GMT-07:00 Florian Fainelli <f.fainelli@gmail.com>:
> > 2014-06-09 11:05 GMT-07:00 Florian Fainelli <f.fainelli@gmail.com>:
> >> The driver was configuring the interrupt handler for the Level-2
> >> interrupts to be "level" triggered while they are in fact "edge"
> >> triggered. Fix this by using the correct handler.
> >>
> >> Reported-by: Brian Norris <computersforpeace@gmail.com>
> >> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
> >
> > Jason, Thomas, this driver just got merged into 3.16-rc0, can you
> > carry this fix such that it gets into a future 3.16-rc? Thanks!
> 
> Ping! I want to make sure this gets into a next 3.16-rc pull request.
> Andrew, can you take that one if neither Thomas nor Andrew respond in
> a timely manner?
> 
> Thanks!

relax.  ;-)  I'm doing at least fixes today.

thx,

Jason.

^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive
  2014-06-20 18:26   ` Florian Fainelli
  2014-06-20 18:48     ` Jason Cooper
@ 2014-06-20 22:09     ` Thomas Gleixner
  1 sibling, 0 replies; 6+ messages in thread
From: Thomas Gleixner @ 2014-06-20 22:09 UTC (permalink / raw)
  To: Florian Fainelli
  Cc: linux-kernel, Andrew Morton, linux-arm-kernel, Jason Cooper

On Fri, 20 Jun 2014, Florian Fainelli wrote:
> 2014-06-12 12:13 GMT-07:00 Florian Fainelli <f.fainelli@gmail.com>:
> > 2014-06-09 11:05 GMT-07:00 Florian Fainelli <f.fainelli@gmail.com>:
> >> The driver was configuring the interrupt handler for the Level-2
> >> interrupts to be "level" triggered while they are in fact "edge"
> >> triggered. Fix this by using the correct handler.
> >>
> >> Reported-by: Brian Norris <computersforpeace@gmail.com>
> >> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
> >
> > Jason, Thomas, this driver just got merged into 3.16-rc0, can you
> > carry this fix such that it gets into a future 3.16-rc? Thanks!
> 
> Ping! I want to make sure this gets into a next 3.16-rc pull request.
> Andrew, can you take that one if neither Thomas nor Andrew respond in
> a timely manner?

So Andrew should take it if neither Thomas nor Andrew respond. I'm
curious how that works out.

Dude, keep calm. Timely manner?

For something you brought yourself into the merge window and does not
bring the world to a grinding halt like a nasty NULL pointer
dereference in the scheduler?

I have no problem with a polite reminder as stuff falls down the
cracks occassionaly, but please keep the proportions right. The only
user of the code YOU wreckaged has a bugfix already, so what's the
problem whether this hits rc2 or rc3?

Thanks,

	tglx


^ permalink raw reply	[flat|nested] 6+ messages in thread

* Re: [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive
  2014-06-09 18:05 [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive Florian Fainelli
  2014-06-12 19:13 ` Florian Fainelli
@ 2014-06-21  2:09 ` Jason Cooper
  1 sibling, 0 replies; 6+ messages in thread
From: Jason Cooper @ 2014-06-21  2:09 UTC (permalink / raw)
  To: Florian Fainelli; +Cc: linux-kernel, linux-arm-kernel, tglx

On Mon, Jun 09, 2014 at 11:05:02AM -0700, Florian Fainelli wrote:
> The driver was configuring the interrupt handler for the Level-2
> interrupts to be "level" triggered while they are in fact "edge"
> triggered. Fix this by using the correct handler.
> 
> Reported-by: Brian Norris <computersforpeace@gmail.com>
> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
> ---
>  drivers/irqchip/irq-brcmstb-l2.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)

Applied to irqchip/urgent

thx,

Jason.

^ permalink raw reply	[flat|nested] 6+ messages in thread

end of thread, other threads:[~2014-06-21  2:09 UTC | newest]

Thread overview: 6+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2014-06-09 18:05 [PATCH] irqchip: brcmstb-l2: Level-2 interrupts are edge sensitive Florian Fainelli
2014-06-12 19:13 ` Florian Fainelli
2014-06-20 18:26   ` Florian Fainelli
2014-06-20 18:48     ` Jason Cooper
2014-06-20 22:09     ` Thomas Gleixner
2014-06-21  2:09 ` Jason Cooper

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).