From: Rich Felker <dalias@libc.org>
To: Jason Cooper <jason@lakedaemon.net>
Cc: linux-kernel@vger.kernel.org, linux-sh@vger.kernel.org,
Marc Zyngier <marc.zyngier@arm.com>,
Thomas Gleixner <tglx@linutronix.de>
Subject: Re: [PATCH v3 08/12] irqchip: add J-Core AIC driver
Date: Fri, 15 Jul 2016 13:02:59 -0400 [thread overview]
Message-ID: <20160715170259.GT15995@brightrain.aerifal.cx> (raw)
In-Reply-To: <20160715161917.GG31509@io.lakedaemon.net>
On Fri, Jul 15, 2016 at 04:19:17PM +0000, Jason Cooper wrote:
> > + u32 cpu_offset;
> > + struct irq_chip chip;
> > + struct irq_domain *domain;
> > + struct notifier_block nb;
> > +} aic_data;
> > +
> > +static int aic_irqdomain_map(struct irq_domain *d, unsigned int irq, irq_hw_number_t hwirq)
> > +{
> > + struct aic_data *aic = d->host_data;
> > +
> > + irq_set_chip_data(irq, aic);
> > + irq_set_chip_and_handler(irq, &aic->chip, handle_simple_irq);
> > + irq_set_probe(irq);
> > +
> > + return 0;
> > +}
> > +
> > +static const struct irq_domain_ops aic_irqdomain_ops = {
> > + .map = aic_irqdomain_map,
> > + .xlate = irq_domain_xlate_onecell,
> > +};
> > +
> > +static void noop(struct irq_data *data)
> > +{
> > +}
> > +
> > +static void aic1_localenable(struct aic_data *aic)
> > +{
> > + unsigned cpu = smp_processor_id();
> > + pr_info("Local AIC enable on cpu %u\n", cpu);
> > + writel(0xffffffff, aic->base + cpu * aic->cpu_offset + AIC1_INTPRI);
> > +}
> > +
> > +static int aic1_cpu_notify(struct notifier_block *self, unsigned long action, void *hcpu)
> > +{
> > + switch (action & ~CPU_TASKS_FROZEN) {
> > + case CPU_STARTING:
> > + aic1_localenable(container_of(self, struct aic_data, nb));
> > + break;
> > + }
> > + return NOTIFY_OK;
> > +}
>
> Please take a look at the series posted by Anna-Maria Gleixner for
> recent changes to the cpu hp state machine.
>
> https://lkml.kernel.org/r/20160713153333.416260485@linutronix.de
I saw this but was utterly confused about what's going on. Is the
general notifier system that doesn't need to be aware of specific
devices actually being replaced by a huge enum table of all possible
devices that need special treatment as cpu starting/dying?? Or do I
misunderstand what's going on?
Rich
next prev parent reply other threads:[~2016-07-15 17:03 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-05-25 5:43 [PATCH v3 00/12] J-core J2 cpu and SoC peripherals support Rich Felker
2016-05-25 5:43 ` [PATCH v3 01/12] of: add vendor prefix for J-Core Rich Felker
2016-05-25 13:18 ` Rob Herring
2016-07-27 5:31 ` Rich Felker
2016-08-04 22:27 ` Rich Felker
2016-08-30 21:13 ` Rob Herring
2016-05-25 5:43 ` [PATCH v3 12/12] sh: add device tree source for J2 FPGA on Mimas v2 board Rich Felker
2016-05-25 10:33 ` Mark Rutland
2016-05-25 23:15 ` Rich Felker
2016-05-26 10:39 ` Mark Rutland
2016-05-25 5:43 ` [PATCH v3 02/12] of: add J-Core cpu bindings Rich Felker
2016-05-25 10:22 ` Mark Rutland
2016-05-25 23:04 ` Rich Felker
2016-05-26 7:54 ` Geert Uytterhoeven
2016-05-26 10:38 ` Mark Rutland
2016-05-26 15:33 ` Rich Felker
2016-05-27 9:13 ` Mark Rutland
2016-05-26 21:44 ` Rob Landley
2016-05-27 11:51 ` Afzal Mohammed
2016-05-25 5:43 ` [PATCH v3 09/12] clocksource: add J-Core timer/clocksource driver Rich Felker
2016-05-25 5:43 ` [PATCH v3 03/12] of: add J-Core interrupt controller bindings Rich Felker
2016-05-25 10:25 ` Mark Rutland
2016-05-25 23:08 ` Rich Felker
2016-05-25 5:43 ` [PATCH v3 11/12] sh: add defconfig for J-Core J2 Rich Felker
2016-05-25 5:43 ` [PATCH v3 07/12] sh: add AT_HWCAP flag for J-Core cas.l instruction Rich Felker
2016-05-25 5:43 ` [PATCH v3 10/12] spi: add driver for J-Core SPI controller Rich Felker
2016-05-25 10:17 ` Mark Brown
2016-05-27 1:16 ` Rich Felker
2016-05-27 11:27 ` Mark Brown
2016-05-25 5:43 ` [PATCH v3 04/12] of: add J-Core timer bindings Rich Felker
2016-06-01 13:58 ` Rob Herring
2016-06-01 17:53 ` Rich Felker
2016-06-01 21:53 ` Rich Felker
2016-06-01 22:36 ` Rob Herring
2016-06-02 1:34 ` Rich Felker
2016-06-02 22:44 ` Rob Herring
2016-06-23 21:16 ` Rich Felker
2016-07-14 22:18 ` Rich Felker
2016-05-25 5:43 ` [PATCH v3 05/12] of: add J-Core SPI master bindings Rich Felker
2016-05-25 19:04 ` Rob Herring
2016-05-25 5:43 ` [PATCH v3 06/12] sh: add support for J-Core J2 processor Rich Felker
2016-05-25 5:43 ` [PATCH v3 08/12] irqchip: add J-Core AIC driver Rich Felker
2016-07-15 1:27 ` Rich Felker
2016-07-15 18:19 ` Rich Felker
2016-07-15 15:35 ` Paul Gortmaker
2016-07-15 15:41 ` Rich Felker
2016-07-15 16:19 ` Jason Cooper
2016-07-15 17:02 ` Rich Felker [this message]
2016-05-25 7:22 ` [PATCH v3 00/12] J-core J2 cpu and SoC peripherals support Geert Uytterhoeven
2016-05-25 9:54 ` Mark Brown
2016-05-25 22:24 ` Rich Felker
2016-05-26 0:42 ` Mark Brown
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160715170259.GT15995@brightrain.aerifal.cx \
--to=dalias@libc.org \
--cc=jason@lakedaemon.net \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sh@vger.kernel.org \
--cc=marc.zyngier@arm.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).